The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - July-Aug. (2012 vol.32)
pp: 32-41
Md Kamruzzaman , University of California, San Diego
Steven Swanson , University of California, San Diego
Dean M. Tullsen , University of California, San Diego
ABSTRACT
Power consumption is a concern for helper-thread prefetching that uses extra cores to speed up the single-thread execution, because power consumption increases with each additional core. This article analyzes the impact of using power-saving techniques in the context of intercore prefetching (ICP), and shows that dynamic frequency scaling coupled with ICP is a more energy-efficient way to improve the single-thread execution.
INDEX TERMS
Prefetching, Iterative closest point algorithm, Power demand, Energy efficiency, Multicore processing, Power measurement, Voltage control, energy-efficient computing, Prefetching, Iterative closest point algorithm, Power demand, Energy efficiency, Multicore processing, Power measurement, Voltage control, intercore prefetching, helper-thread prefetching, frequency/voltage scaling, single-thread performance
CITATION
Md Kamruzzaman, Steven Swanson, Dean M. Tullsen, "Underclocked Software Prefetching: More Cores, Less Energy", IEEE Micro, vol.32, no. 4, pp. 32-41, July-Aug. 2012, doi:10.1109/MM.2012.54
REFERENCES
1. J.D. Collins et al., "Speculative Precomputation: Long-Range Prefetching of Delinquent Loads," Proc. 28th Ann. Int'l Symp. Computer Architecture (ISCA 01), ACM, 2001, pp. 14-25.
2. C.-K. Luk, "Tolerating Memory Latency through Software-Controlled Pre-execution in Simultaneous Multithreading Processors," Proc. 28th Ann. Int'l Symp. Computer Architecture (ISCA 01), ACM, 2001, pp. 40-51.
3. J. Lu et al., "Dynamic Helper Threaded Prefetching on the Sun Ultrasparc CMP Processor," Proc. 38th Ann. IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS, 2005, pp. 93-104.
4. M. Kamruzzaman, S. Swanson, and D.M. Tullsen, "Inter-core Prefetching for Multicore Processors Using Migrating Helper Threads," Proc. 16th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 11), ACM, 2011, pp. 393-404.
5. K. Choi, R. Soma, and M. Pedram, "Dynamic Voltage and Frequency Scaling Based on Workload Decomposition," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 04), ACM, 2004, pp. 174-179.
6. C.-H. Hsu and U. Kremer, "The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction," Proc. ACM SIGPLAN Conf. Programming Language Design and Implementation (PLDI 03), ACM, 2003, pp. 38-48.
7. W. Kim et al., "System Level Analysis of Fast, Per-Core DVFS Using On-Chip Switching Regulators," Proc. IEEE 14th Int'l Symp. High Performance Computer Architecture (HPCA 08), IEEE CS, 2008, pp. 123-134.
8. W. Kim, D. Brooks, and G.-Y. Wei, "A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS," IEEE J. Solid-State Circuits, Jan. 2012, pp. 206-219.
9. M. Floyd et al., "Introducing the Adaptive Energy Management Features of the Power7 Chip," IEEE Micro, Mar. 2011, pp. 60-75.
33 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool