The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - May/June (2012 vol.32)
pp: 60-69
Qingyuan Deng , Rutgers University
Luiz Ramos , Rutgers University
Ricardo Bianchini , Rutgers University
David Meisner , University of Michigan, Ann Arbor
Thomas F. Wenisch , University of Michigan, Ann Arbor
ABSTRACT
Main memory accounts for a growing fraction of server energy usage. Investigating active low-power modes for managing main memory, with a system called MemScale, the authors offer a solution for performance-aware energy management. By creating a set of low-power modes, hardware mechanisms and software policies, MemScale trades memory bandwidth for energy savings while tightly limiting the associated performance impact.
INDEX TERMS
memory subsystem, energy conservation, dynamic voltage and frequency scaling, MemScale
CITATION
Qingyuan Deng, Luiz Ramos, Ricardo Bianchini, David Meisner, Thomas F. Wenisch, "Active Low-Power Modes for Main Memory with MemScale", IEEE Micro, vol.32, no. 3, pp. 60-69, May/June 2012, doi:10.1109/MM.2012.21
REFERENCES
1. L. Barroso and U. Hoelzle, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Morgan Claypool, 2009.
2. V. Delaluz et al., "Hardware and Software Techniques for Controlling DRAM Power Modes," IEEE Trans. Computers, vol. 50 no. 11, 2001, pp. 1154-1173.
3. A. Lebeck et al., "Power-Aware Page Allocation," Proc. 9th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM, 2000, pp. 105-116.
4. X. Li et al., "Performance-Directed Energy Management for Main Memory and Disks," Proc. 11th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM, 2004, pp. 271-283.
5. H. Zheng et al., "Minirank: Adaptive DRAM Architecture for Improving Memory Power Efficiency," Proc. 41st Ann. IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS, 2008, pp. 210-221.
6. E. Cooper-Balis and B. Jacob, "Fine-Grained Activation for Power Reduction in DRAM," IEEE Micro, vol. 30, no. 3, 2010, pp. 34-47.
7. A. Udipi et al., "Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores," Proc. 37th Ann. Int'l Symp. Computer Architecture (ISCA 10), ACM, 2010, pp. 175-186.
8. Calculating Memory System Power for DDR3, tech. note TN-41-01, Micron, 2007.
9. N. Binkert et al., "The M5 Simulator: Modeling Networked Systems," IEEE Micro, vol. 26, no. 4, 2006, pp. 52-60.
10. H. Zheng et al., "Decoupled DIMM: Building High-Bandwidth Memory System Using Low-Speed DRAM Devices," Proc. 36th Ann. Int'l Symp. Computer Architecture (ISCA 09), ACM, 2009, pp. 255-266.
11. Q. Deng et al., "MemScale: Active Low-Power Modes for Main Memory," Proc. 16th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 11), ACM, 2011, pp. 225-238.
12. D. Meisner et al., "Power Management of Online Data-Intensive Services," Proc. 38th Ann. Int'l Symp. Computer Architecture (ISCA 11), ACM, 2011, pp. 319-330.
13. C. Kozyrakis et al., "Server Engineering Insights for Large-Scale Online Services," IEEE Micro, vol. 30, no. 4, 2010, pp. 8-19.
14. H. David et al., "Memory Power Management via Dynamic Voltage/Frequency Scaling," Proc. 8th Int'l Conf. Autonomic Computing (ICAC 11), ACM, 2011, pp. 31-40.
15. E. Ipek et al., "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach," Proc. 35th Ann. Int'l Symp. Computer Architecture (ISCA 08), ACM, 2008, pp. 39-50.
26 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool