The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - May/June (2012 vol.32)
pp: 17-25
B. Grot , Ecole Polytech. Fed. de Lausanne, Lausanne, Switzerland
ABSTRACT
To meet rapidly growing performance demands and energy constraints, future chips will likely feature thousands of on-die resources. Existing network-on-chip solutions weren't designed for scalability and will be unable to meet future interconnect demands. A hybrid network-on-chip architecture called Kilo-NoC co-optimizes topology, flow control, and quality of service to achieve significant gains in efficiency.
INDEX TERMS
quality of service, network-on-chip, power aware computing, flow control, QoS enabled on die interconnect fabric, kilo node chips, energy constraints, ondie resources, network-on-chip, Kilo-NoC cooptimizes topology, Quality of service, Topology, Network topology, Scalability, Dies, System recovery, Energy management, flow control, nework on chip, Kilo-NoC, scalability, quality of service, MECS
CITATION
B. Grot, "A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips", IEEE Micro, vol.32, no. 3, pp. 17-25, May/June 2012, doi:10.1109/MM.2012.18
REFERENCES
1. J. Kim, J. Balfour, and W. Dally, "Flattened Butterfly Topology for On-Chip Networks," Proc. 40th Int'l Symp. Microarchitecture (Micro 40), ACM, 2007, pp. 172-182.
2. B. Grot, J. Hestness, S.W. Keckler, and O. Mutlu, "Express Cube Topologies for on-Chip Interconnects," Proc. 15th Int'l Symp. High-Performance Computer Architecture (HPCA 2009), IEEE CS, 2009, pp. 163-174.
3. J.W. Lee, M.C. Ng, and K. Asanović, "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks," Proc. 35th Int'l Symp. Computer Architecture (ISCA 2008), IEEE CS, 2008, pp. 89-100.
4. B. Grot, S.W. Keckler, and O. Mutlu, "Preemptive Virtual Clock: A Flexible, Efficient, and Cost-Effective QoS Scheme for Networks-on-Chip," Proc. 42nd Int'l Symp. Microarchitecture (Micro 42), ACM, 2009, pp. 268-279.
5. T. Moscibroda and O. Mutlu, "A Case for Bufferless Routing in On-Chip Networks," Proc. 36th Int'l Symp. Computer Architecture (ISCA 2009), IEEE CS, pp. 196-207.
6. A.K. Kodi, A. Sarathy, and A. Louri, "iDEAL: Inter-Router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures," Proc. 35th Int'l Symp. Computer Architecture (ISCA 2008), ACM, 2008, pp. 241-250.
7. G. Michelogiannakis, J. Balfour, and W. Dally, "Elastic-Buffer Flow Control for On-Chip Networks," Proc. 15th Int'l Symp. High-Performance Computer Architecture (HPCA 2009), IEEE CS, 2009, pp. 151-162.
8. J.D. Balfour and W.J. Dally, "Design Tradeoffs for Tiled CMP On-Chip Networks," Proc. 23rd Int'l Conf. Supercomputing (ICS 2006), ACM, 2006, pp. 187-198.
9. B. Grot, J. Hestness, S.W. Keckler, and O. Mutlu, "Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees," Proc. 38th Int'l Symp. Computer Architecture (ISCA 2011), IEEE CS, 2011, pp. 268-279.
47 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool