The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2012 vol.32)
pp: 66-70
Jichuan Chang , HP Labs
ABSTRACT
<p>A grand challenge facing computing today is to design future systems to efficiently manage and harvest useful insights from the growing amount of information. Emerging technology inflections provide a unique opportunity to address this challenge through novel redesign at both the hardware and software levels.</p>
INDEX TERMS
Data-centric computing, big data, non-volatile memory, nanostores, memory hierarchies, databases, data stores
CITATION
Parthasarathy Ranganathan, Jichuan Chang, "(Re)Designing Data-Centric Data Centers", IEEE Micro, vol.32, no. 1, pp. 66-70, January/February 2012, doi:10.1109/MM.2012.3
REFERENCES
1. J.E. Short, R.E. Bohn, and C. Baru, "How Much Information 2010: Report on Enterprise Server Information," 2011; http://hmi.ucsd.edu/pdfHMI_ 2010_EnterpriseReport_Jan_2011.pdf .
2. "Data, Data Everywhere," The Economist,25 Feb. 2010.
3. K.T. Lim et al., "Disaggregated Memory for Expansion and Sharing in Blade Servers," Proc. 36th Ann. Int'l Symp. Computer Architecture, ACM Press, 2009, pp. 267-278.
4. M.K. Qureshi, V. Srinivasan, and J.A. Rivers, "Scalable High Performance Main Memory System using Phase-Change Memory Technology," Proc. 36th Ann. Int'l Symp. Computer Architecture, ACM Press, 2009, pp. 24-33.
5. B.C. Lee et al., "Phase Change Technology and the Future of Main Memory," IEEE Micro, vol. 30, no. 1, 2010, pp. 131-141.
6. P. Ranganathan, "From Microprocessors to Nanostores: Rethinking Data-Centric Systems," Computer, vol. 44, no. 1, 2011, pp. 39-48.
7. X. Wu et al., "Hybrid Cache Architecture with Disparate Memory Technologies," Proc. 36th Ann. Int'l Symp. Computer Architecture, ACM Press, 2009, pp. 34-45.
8. C.W. Smullen et al., "Relaxing NonVolatility for Fast and Energy-Efficient STT-RAM Caches," Proc. 2011 IEEE 17th Int'l Symp. High Performance Computer Architecture, IEEE Press, 2011, pp. 50-61.
9. J. Condit et al., "Better I/O Through Byte-Addressable, Persistent Memory," Proc. ACM SIGOPS 22nd Symp. Operating Systems, ACM Press, 2009, pp. 133-146.
10. K.T. Lim et al., "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments," Proc. 35th Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2008, pp. 315-326.
11. D.G. Andersen et al., "FAWN: A Fast Array of Wimpy Nodes," Proc. ACM SIGOPS 22nd Symp. Operating Systems Principles, ACM Press, 2009, pp. 1-14.
12. A.M. Caulfield, L.M. Grupp, and S. Swanson, "Gordon: Using Flash Memory to Build Fast, Power-Efficient Clusters for Data-Intensive Applications," Proc. 14th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2009, pp. 217-228.
13. J.T. Pawlowski, "Micron Hybrid Memory Cube (HMC)," HotChips 23, 2011.
14. E. Riedel, G.A. Gibson, and C. Faloutsos, "Active Storage for Large-Scale Data Mining and Multimedia," Proc. 24rd Int'l Conf. Very Large Data Bases, Morgan Kaufmann, 1998, pp. 62-73.
15. D. Patterson et al., "A Case for Intelligent DRAM: IRAM," IEEE Micro, vol. 17, no. 2, 1997, pp. 33-44.
16. T. Sunaga et al., "A Processor in Memory Chip for Massively Parallel Embedded Applications," IEEE J. Solid State Circuits, Oct. 1996, pp. 1556-1559.
17. H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling," Proc. 38th Ann. Int'l Symp. Computer Architecture, ACM, 2011, pp. 365-376.
18. N. Hardavellas et al., "Toward Dark Silicon in Servers," IEEE Micro, vol. 31, no. 4, 2011, pp. 6-15.
19. A.A. Chien, "10 × 10: Taming Heterogeneity for General-Purpose Architecture," Proc. 2nd Workshop New Directions in Computer Architecture, 2011, http://ndca2.saclay.inria.fr/paperschien.pdf .
20. G. Venkatesh et al., "Conservation Cores: Reducing the Energy of Mature Computations," Proc. 15th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2010, pp 205-218.
21. V. Govindaraju, C.-H. Ho, and K. Sankaralingam, "Dynamically Specialized Datapaths for Energy Efficient Computing," Proc. IEEE 17th Int'l Conf. High Performance Computer Architecture, IEEE Press, 2011, pp. 503-514.
22. J. Ousterhout and P. Agrawal et al., "The Case for RAMCloud," Comm. ACM, vol. 54, no. 7, 2011, pp. 121-130.
23. L.A. Barroso, "Warehouse-Scale Computing: Entering the Teenage Decade," Federated Computing Research Conf., 2011.
24. H. Volos, A.J. Tack, and M.M. Swift, "Mnemosyne: Lightweight Persistent Memory," Proc. 16th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2011, pp. 91-104.
25. J. Coburn et al., "NV-Heaps: Making Persistent Objects Fast and Safe with Next-Generation, NonVolatile Memories," Proc. 16th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2011, pp. 105-118.
26. D.A. Holland and M.I. Seltzer, "Multicore OSes: Looking Forward from 1991, er, 2011," Proc. 13th USENIX Conf. Hot Topics in Operating Systems, USENIX Assoc., 2011, p. 33.
27. C.J. Rossbach, J. Currey, and Emmett Witchel, "Operating Systems Must Support GPU Abstractions," Proc. 13th USENIX Conf. Hot Topics in Operating Systems, USENIX Assoc., 2011, p. 32.
28. S. Chen, P.B. Gibbons, and S. Nath, "Rethinking Database Algorithms for Phase Change Memory," Proc. 5th Biennial Conf. Innovative Data Systems Research, 2011; http://www.cidrdb.org/cidr2011/PapersCIDR11_Paper3.pdf .
29. M. Wu and W. Zwaenepoel, "eNVy: A NonVolatile, Main Memory Storage System," Proc. 6th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 1994, pp. 86-97.
30. P.M. Chen et al., "The Rio File Cache: Surviving Operating System Crashes," Proc. 7th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 1996, pp. 74-83.
31. S. Venkataraman et al., "Consistent and Durable Data Structures for NonVolatile Byte-Addressable Memory," Proc. 9th USENIX Conf. File and Storage Technologies, USENIX Assoc., 2011, p. 5.
32. M. Athanassoulis et al., "Flash in a DBMS: Where and How?" IEEE Data Eng. Bull., vol. 33, no. 4, 2010, pp. 28-34.
33. G. Snider et al., "From Synapses to Circuitry: Using Memristive Memory to Explore the Electronic Brain," IEEE Computer, vol. 44, no. 2, 2011, pp. 21-28.
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool