The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - July/August (2011 vol.31)
pp: 16-29
Wei Huang , IBM Research - Austin
Karthick Rajamani , IBM Research - Austin
Mircea R. Stan , University of Virginia
Kevin Skadron , University of Virginia
ABSTRACT
<p>The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models.</p>
INDEX TERMS
big chips, technology scaling, many-core processor, power, temperature, area, design constraints, cooling solution, processor architecture, system architecture
CITATION
Wei Huang, Karthick Rajamani, Mircea R. Stan, Kevin Skadron, "Scaling with Design Constraints: Predicting the Future of Big Chips", IEEE Micro, vol.31, no. 4, pp. 16-29, July/August 2011, doi:10.1109/MM.2011.42
REFERENCES
1. B. Curran et al., "Power-Constrained High-Frequency Circuits for the IBM POWER6 Microprocessor," IBM J. Research and Development, vol. 51, no. 6, 2007, pp. 715-731.
2. D. Wendel et al., "The Implementation of POWER7: A Highly Parallel and Scalable Multi-core High-End Server Processor," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 10), IEEE Press, 2010, pp. 102-103.
3. S. Borkar, "The Exascale Challenge," Proc. Int'l Symp. VLSI Design Automation and Test (VLSI-DAT 10), IEEE Press, 2010, pp. 2-3.
4. K. Zhang ed., Embedded Memories for Nano-scale VLSIs, Springer, 2009.
5. A.B. Kahng et al., "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration," Proc. Design, Automation and Test in Europe Conf. (DATE 09), European Design and Automation Assoc., 2009, pp. 423-428.
6. S.R. Vangal et al., "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, 2008, pp. 29-41.
7. W. Huang et al., "Many-Core Design from a Thermal Perspective," Proc. 45th Design Automation Conf. (DAC 08), ACM Press, 2008, pp. 746-749.
8. A. Keane, "Active MicroChannel Cooling," HotChips 16, 2004, http://www.hotchips.org/archives/hc16/2_Mon 16_HC16_Sess4_ Pres2_bw.pdf.
9. K. Skadron et al., "Temperature-Aware Microarchitecture," ACM Trans. Architecture and Code Optimization, vol. 1, no. 1, 2004, pp. 94-125.
10. M. Ware et al., "Architecting for Power Management: The IBM POWER7 Approach," Proc. IEEE 16th Int'l Symp. High Performance Computer Architecture (HPCA 10), IEEE Press, 2010, doi:10.1109/HPCA.2010. 5416627.
42 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool