This Article 
 Bibliographic References 
 Add to: 
Address Translation Aware Memory Consistency
January/February 2011 (vol. 31 no. 1)
pp. 109-118
Bogdan F. Romanescu, Duke University
Alvin R. Lebeck, Duke University
Daniel J. Sorin, Duke University

Computer systems with virtual memory are susceptible to design bugs and runtime faults in their address translation systems. Detecting bugs and faults requires a clear specification of correct behavior. A new framework for address translation aware memory consistency models addresses this need.

1. S.V. Adve and K. Gharachorloo, "Shared Memory Consistency Models: A Tutorial," Computer, vol. 29, no. 12, 1996, pp. 66-76.
2. L. Lamport, "How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs," IEEE Trans. Computers, vol. 28, no. 9, 1979, pp. 690-691.
3. "Revision Guide for AMD Family 10h Processors," tech. report 41322, Advanced Micro Devices, 2008.
4. IBM, "IBM PowerPC 750FX and 750FL RISC Microprocessor Errata List DD2.X, version 1.3," Feb. 2006.
5. "Intel Core2 Extreme Quad-Core Processor QX6000 Sequence and Intel Core2 Quad Processor Q6000 Sequence Specification Update," tech. report 315593-021, Intel, 2008.
6. Advanced Micro Devices, "Revision Guide for AMD Athlon64 and AMD Opteron Processors," Publication 25759, rev. 3.59, 2006.
7. "Intel Core Duo Processor and Intel Core Solo Processor on 65nm Process Specification Update," tech. report 309222-016, Intel, 2007.
8. J. Manson, W. Pugh, and S.V. Adve, "The Java Memory Model," Proc. 32nd ACM Sigplan-Sigact Symp. Principles of Programming, ACM Press, 2005, pp. 378-391.
9. M.D. Hill et al., "A System-Level Specification Framework for I/O Architectures," Proc. 11th Ann. ACM Symp. Parallel Algorithms and Architectures, ACM Press, 1999, pp. 138-147.
10. A. Arvind and J.-W. Maessen, "Memory Model = Instruction Reordering + Store Atomicity," Proc. 33rd Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2006, pp. 29-40.
11. P.J. Teller, "Translation-Lookaside Buffer Consistency," Computer, vol. 23, no. 6, 1990, pp. 26-36.
12. M.M.K. Martin, M.D. Hill, and D.A. Wood, "Token Coherence: Decoupling Performance and Correctness," Proc. 30th Ann. Int'l Symp. Computer Architecture, ACM Press, 2003, pp. 182-193.
13. B.F. Romanescu, A.R. Lebeck, and D.J. Sorin, "Specifying and Dynamically Verifying Address Translation-Aware Memory Consistency," Proc. 15th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2010, pp. 323-334.
1. K. Chen, S. Malik, and P. Patra, "Runtime Validation of Memory Ordering Using Constraint Graph Checking," Proc. 13th Int'l Symp. High-Performance Computer Architecture, IEEE Press, 2008, pp. 415-426.
2. A. Meixner and D.J. Sorin, "Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures," Proc. Int'l Conf. Dependable Systems and Networks, IEEE Press, 2006, pp. 73-82.
3. M. Blum and S. Kannan, "Designing Programs that Check Their Work," Proc. 21st Ann. ACM Symp. Theory of Computing, ACM Press, 1989, pp. 86-97.
4. A. Meixner and D.J. Sorin, "Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures," Proc. 12th Int'l Symp. High-Performance Computer Architecture, IEEE Press, 2007, pp. 145-156.

Index Terms:
Memory consistency, virtual memory, address translation, dynamic verification
Bogdan F. Romanescu, Alvin R. Lebeck, Daniel J. Sorin, "Address Translation Aware Memory Consistency," IEEE Micro, vol. 31, no. 1, pp. 109-118, Jan.-Feb. 2011, doi:10.1109/MM.2010.99
Usage of this product signifies your acceptance of the Terms of Use.