Subscribe
Issue No.06 - November/December (2010 vol.30)
pp: 46-56
Stijn Polfliet , Ghent University, Gent
Frederick Ryckbosch , Ghent University, Gent
ABSTRACT
<p>This article presents a fast and accurate interval-based CPU timing model that is easily implemented and integrated in the COTSon full-system simulation infrastructure. Validation against real x86 hardware demonstrates the timing model's accuracy. The end result is a software simulator that faithfully simulates x86 hardware at a speed in the tens of MIPS range.</p>
INDEX TERMS
architectural simulation, modeling, validation
CITATION
Stijn Polfliet, Frederick Ryckbosch, "Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware", IEEE Micro, vol.30, no. 6, pp. 46-56, November/December 2010, doi:10.1109/MM.2010.95
REFERENCES
1. S. Eyerman et al., "A Mechanistic Performance Model for Superscalar Out-of-Order Processors," ACM Trans. Computer Systems (TOCS), vol. 27, no. 2, May 2009, Article 3.
2. D. Genbrugge, S. Eyerman, and L. Eeckhout, "Interval Simulation: Raising the Level of Abstraction in Architectural Simulation," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA 10), IEEE CS Press, 2010, pp. 307-318.
3. E. Argollo et al., "COTSon: Infrastructure for Full System Simulation," SIGOPS Operating System Rev., vol. 43, no. 1, Jan. 2009, pp. 52-61.
4. N.L. Binkert et al., "The M5 Simulator: Modeling Networked Systems," IEEE Micro, vol. 26, no. 4, 2006, pp. 52-60.
5. R. Desikan, D. Burger, and S.W. Keckler, "Measuring Experimental Error in Microprocessor Simulation," Proc. Ann. Int'l Symp. Computer Architecture (ISCA 01), ACM Press, 2001, pp. 266-277.
6. C.N. Keltcher et al., "The AMD Opteron Processor for Multiprocessor Servers," IEEE Micro, vol. 23, no. 2, Mar. 2007, pp. 66-76.
7. C. Bienia et al., "The PARSEC Benchmark Suite: Characterization and Architectural Implications," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 08), ACM Press, 2008, pp. 72-81.
8. D.A. Bader et al., "BioPerf: A Benchmark Suite to Evaluate High-performance Computer Architecture on Bioinformatics Applications," Proc. IEEE Int'l Symp. Workload Characterization (IISWC 05), IEEE Press, 2005, pp. 163-173.
9. C. Lee, M. Potkonjak, and W.H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," Proc. Ann. IEEE/ACM Symp. Microarchitecture (Micro 97), IEEE CS Press, 1997, pp. 330-335.
10. T.M. Conte, M.A. Hirsch, and K.N. Menezes, "Reducing State Loss for Effective Trace Sampling of Superscalar Processors," Proc. Int'l Conf. Computer Design (ICCD 96), IEEE CS Press, 1996, pp. 468-477.
11. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 02), ACM Press, 2002, pp. 45-57.
12. R.E. Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation Via Rigorous Statistical Sampling," Proc. Ann. Int'l Symp. Computer Architecture (ISCA 03), ACM Press, 2003, pp. 84-95.