This Article 
 Bibliographic References 
 Add to: 
Putting Faulty Cores to Work
November/December 2010 (vol. 30 no. 6)
pp. 36-45
Amin Ansari, University of Michigan, Ann Arbor
Shuguang Feng, University of Michigan, Ann Arbor
Shantanu Gupta, University of Michigan, Ann Arbor
Scott Mahlke, University of Michigan, Ann Arbor

Necromancer, a robust and heterogeneous core coupling execution scheme, exploits a functionally dead core to improve system throughput by supplying hints regarding high-level program behavior. Necromancer partitions a CMP system's cores into multiple groups, each of which shares a lightweight core that can be substantially accelerated using execution hints from the faulty core.

1. S. Borkar, "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation," IEEE Micro, vol. 25, no. 6, 2005, pp. 10-16.
2. M.D. Powell et al., "Architectural Core Salvaging in a Multicore Processor for Hard-Error Tolerance," Proc. 36th Ann. Int'l Symp. Computer Architecture (ISCA 09), ACM Press, 2009, pp. 93-104.
3. N. Aggarwal et al., "Configurable Isolation: Building High Availability Systems with Commodity Multi-core Processors," Proc. 34th Ann. Int'l Symp. Computer Architecture, (ISCA 07) ACM Press, 2007, pp. 470-481.
4. J. Srinivasan et al., "Exploiting Structural Duplication for Lifetime Reliability Enhancement," Proc. 32nd Int'l Symp. Computer Architecture (ISCA 05), IEEE CS Press, 2005, pp. 520-531.
5. S. Gupta et al., "The StageNet Fabric for Constructing Resilient Multicore Systems," Proc. 41st Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 08), IEEE CS Press, 2008, pp. 141-151.
6. T. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design," Proc. 32nd Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 99), IEEE CS Press, 1999, pp. 196-207.
7. B. Greskamp and J. Torrellas, "Paceline: Improving Single-thread Performance in Nanoscale CMPs Through Core Overclocking," Proc. 16th Int'l Conf. Parallel Architectures and Compilation Techniques, IEEE CS Press, 2007, pp. 213-224.
8. Z. Purser, K. Sundaramoorthy, and E. Rotenberg, "A Study of Slipstream Processors," Proc. 33rd Ann. ACM/IEEE Int'l Symp. Microarchitecture (Micro 00), ACM Press, 2000, pp. 269-280.
9. R.D. Barnes et al., "Beating In-order Stalls with 'Flea-Flicker' Two-pass Pipelining," Proc. 36th Ann. Int'l Symp. Microarchitecture (Micro 03), IEEE CS Press, 2003, p. 387-398.
10. T. Austin, E. Larson, and D. Ernst, "Simplescalar: An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, 2002, pp. 59-67.
11. D. Brooks, V. Tiwari, and M. Martonosi, "A Framework for Architectural-level Power Analysis and Optimizations," Proc. 27th Ann. IEEE/ACM Int'l Symp. Computer Architecture (ISCA 00), ACM Press, 2000, pp. 83-94.
12. Y. Zhang et al., Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects, tech. report, Computer Science Dept., Univ. of Virginia, 2003.
13. N. Muralimanohar, R. Balasubramonian, and N.P. Jouppi, "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with Cacti 6.0," Proc. 40th Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 07), IEEE CS Press, 2007, pp. 3-14.

Index Terms:
manufacturing defects, wear out, chip multiprocessors, heterogeneous core coupling, system throughput
Amin Ansari, Shuguang Feng, Shantanu Gupta, Scott Mahlke, "Putting Faulty Cores to Work," IEEE Micro, vol. 30, no. 6, pp. 36-45, Nov.-Dec. 2010, doi:10.1109/MM.2010.96
Usage of this product signifies your acceptance of the Terms of Use.