The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - September/October (2010 vol.30)
pp: 88-97
Vlad-Mihai Sima , Delft University of Technology
Yana Yankova , Delft University of Technology
Georgi Kuzmanov , Delft University of Technology
Wayne Luk , Imperial College London
Gabriel Coutinho , Imperial College London
Fabrizio Ferrandi , Politecnico di Milano
Christian Pilato , Politecnico di Milano
Marco Lattuada , Politecnico di Milano
Donatella Sciuto , Politecnico di Milano
Andrea Michelotti , Atmel Roma
ABSTRACT
<p>Developing heterogeneous multicore platforms requires choosing the best hardware configuration for mapping the application, and modifying that application so that different parts execute on the most appropriate hardware component. The hArtes toolchain provides the option of automatic or semi-automatic support for this mapping. During test and validation on several computation-intensive applications, hArtes achieved substantial speedups and drastically reduced development times.</p>
INDEX TERMS
reconfigurable hardware, hardware-software interface, compiler, tool chain, hArtes, heterogeneous multicore platforms
CITATION
Vlad-Mihai Sima, Yana Yankova, Georgi Kuzmanov, Wayne Luk, Gabriel Coutinho, Fabrizio Ferrandi, Christian Pilato, Marco Lattuada, Donatella Sciuto, Andrea Michelotti, "HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms", IEEE Micro, vol.30, no. 5, pp. 88-97, September/October 2010, doi:10.1109/MM.2010.91
REFERENCES
1. S. Vassiliadis et al., "The Molen Polymorphic Processor," IEEE Trans. Computer, vol. 53, no. 11, 2004, pp. 1363-1375.
2. F. Ferrandi et al., "Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs," Proc. Int'l Embedded Systems Symp. (IESS 07), IFIP 231, Springer, 2007, pp. 179-192.
3. F. Ferrandi et al., "Performance Estimation for Task Graphs Combining Sequential Path Profiling and Control Dependence Regions," Proc. 7th ACM/IEEE Int'l Conf. Formal Methods and Models for Codesign (Memocode 09), IEEE Press, 2009, pp. 131-140.
4. W. Luk et al., "A High-Level Compilation Toolchain for Heterogeneous Systems," Proc. IEEE Int'l SoC Conf. (SOCC 09), IEEE Press, 2009, pp. 9-18.
5. Y.M. Lam et al., "Mapping and Scheduling with Task Clustering for Heterogeneous Computing Systems," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL 08), IEEE Press, 2008, pp. 275-280.
6. Y.D. Yankova et al., "DWARV: DelftWorkbench Automated Reconfigurable VHDL Generator," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL 07), IEEE Press, 2007, pp. 697-701.
7. V.-M. Sima and K. Bertels, "Runtime Memory Allocation in a Heterogeneous Reconfigurable Platform," Proc. Int'l Conf. Reconfigurable Computing and FPGAs, IEEE CS Press, 2009, pp. 71-76.
19 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool