This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ArchExplorer for Automatic Design Space Exploration
September/October 2010 (vol. 30 no. 5)
pp. 5-15
Veerle Desmet, Ghent University
Sylvain Girbal, Thales Reseacrh adn Technologies
Alex Ramirez, Universitat Politecnica de Catalunya Barcelona Supercomputing Center
Augusto Vega, Universitat Politecnica de Catalunya Barcelona Supercomputing Center
Olivier Temam, Inria Saclay

Growing architectural complexity and stringent time-to-market constraints suggest the need to move architecture design beyond parametric exploration to structural exploration. ArchExplorer is a Web-based permanent and open design-space exploration framework that lets researchers compare their designs against others. The authors demonstrate their approach by exploring the design space of an on-chip memory subsystem and a multicore processor.

1. D. Gracia-Perez, G. Mouchard, and O. Temam, "MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms," Proc. 37th Ann. Int'l Symp. Microarchitecture, IEEE CS Press, 2004, pp. 43-54.
2. M. Vachharajani et al., "Microarchitectural Exploration with Liberty," Proc. 35th Ann. Int'l Symp. Microarchitecture, IEEE CS Press, 2002, pp. 271-282.
3. D.I. August et al., "Unisim: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development," Computer Architecture Letters, vol. 6, no. 2, Sept. 2007, pp. 45-48.
4. J.S. Emer et al., "Asim: A Performance Model Framework," Computer, vol. 35, no. 2, Feb. 2002, pp. 68-76.
5. V. Desmet, S. Girbal, and O. Temam, "Archexplorer.org: A Methodology for Facilitating a Fair Comparison of Architecture Research Ideas," Proc. 2010 IEEE Int'l Symp. Performance Analysis of Systems and Software, IEEE CS Press, 2010, pp. 45-54.
6. N.L. Binkert et al., "The M5 Simulator: Modeling Networked Systems," IEEE Micro, vol. 26, no. 4, July/Aug. 2006, pp. 52-60.
7. N. Hardavellas et al., "Simflex: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture," SIGMetrics Performance Evaluation Rev., vol. 31, no. 4, Mar. 2004, pp. 31-34.
8. M.M. Martin et al., "Multifacet's General Execution-Driven Multiprocessor Simulator (Gems) Toolset," Computer Architecture News, vol. 33, no. 4, Sept. 2005, pp. 92-99.
9. A.-C. Lai, C. Fide, and B. Falsafi, "Dead-Block Prediction and Dead-Block Correlating Prefetchers," Proc. 28th Ann. Int'l Symp. Computer Architecture, ACM Press, 2001, pp. 144-154.
10. R. Cooksey, S. Jourdan, and D. Grunwald, "A Stateless, Content-Directed Data Prefetching Mechanism," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2002, pp. 279-290.
11. K.J. Nesbit and J.E. Smith, "Data Cache Prefetching Using a Global History Buffer," Proc. 10th Int'l Symp. High Performance Computer Architecture, IEEE CS Press, 2004, pp. 96-105.
12. F. Bodin and A. Seznec, "Skewed Associativity Enhances Performance Predictability," Proc. 22nd Ann. Int'l Symp. Computer Architecture, ACM Press, 1995, pp. 265-274.
13. A. Seznec, "A Case for Two-Way Skewed-Associative Caches," Proc. 20th Ann. Int'l Symp. Computer Architecture, ACM Press, 1993, pp. 169-178.
14. Z. Hu, M. Martonosi, and S. Kaxiras, "Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior," Proc. 29th Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2002, pp. 209-220.
15. A.J. Smith, "Cache Memories," Computing Surveys, vol. 14, no. 3, Sept. 1982, pp. 1473-1530.
16. N.P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," Proc. 17th Ann. Int'l Symp. Computer Architecture, ACM Press, 1990, pp. 364-373.
17. D. Burger, T.M. Austin, and S. Bennett, Evaluating Future Microprocessors: The SimpleScalar Tool Set, tech. report, Computer Sciences Dept., Univ. of Wisconsin-Madison, 1996.
18. IEEE Std 1666TM-2005, System C Language Reference Manual, IEEE, Mar. 2006.
19. J. Davis et al., Overview of the Ptolemy Project, tech. report UCB/ERL No. M99/37, Dept. of Electrical Eng. and Computer Science, Univ. of Calif., Berkeley, 1999.
20. M.R. Guthaus et al., "Mibench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. IEEE 4th Ann. Workshop Workload Characterization, IEEE CS Press, 2001, pp. 3-14.
21. P. Bellens et al., "Cellss: A Programming Model for the Cell BE Architecture," Proc. ACM/IEEE Conf. Supercomputing, IEEE CS Press, 2006, p. 86.
1. S. Kang and R. Kumar, "Magellan: A Search and Machine Learning-Based Framework for Fast Multicore Design Space Exploration and Optimization," Proc. Design, Automation, and Test in Europe (DATE 08), ACM Press, 2008, pp. 1432-1437.
2. G. Beltrame, L. Fossati, and D. Sciuto, "Resp: A Nonintrusive Transaction-Level Reflective MPSOC Simulation Platform for Design Space Exploration," IEEE Trans. CAD of Integrated Circuits and Systems, vol. 28, no. 12, 2009, pp. 1857-1869.
3. G. Palermo, C. Silvano, and V. Zaccaria, "Multi-Objective Design Space Exploration of Embedded Systems," J. Embedded Computing, vol. 1, no. 3, 2005, pp. 305-316.
4. A.D. Pimentel, C. Erbas, and S. Polstra, "A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels," IEEE Trans. Computers, vol. 55, no. 2, Feb. 2006, pp. 99-112.
5. J.S. Emer and N.C. Gloy, "A Language for Describing Predictors and Its Application to Automatic Synthesis," Proc. 24th Ann. Int'l Symp. Computer Architecture, ACM Press, 1997, pp. 304-314.
6. E. Ipek et al., "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2006, pp. 195-206.
7. B.C. Lee and D.M. Brooks, "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2006, pp. 185-194.

Index Terms:
simulation, design-space exploration, microarchitecture, methodology
Citation:
Veerle Desmet, Sylvain Girbal, Alex Ramirez, Augusto Vega, Olivier Temam, "ArchExplorer for Automatic Design Space Exploration," IEEE Micro, vol. 30, no. 5, pp. 5-15, Sept.-Oct. 2010, doi:10.1109/MM.2010.76
Usage of this product signifies your acceptance of the Terms of Use.