The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - March/April (2010 vol.30)
pp: 41-55
Bryan Catanzaro , University of California, Berkeley
Armando Fox , University of California, Berkeley
Kurt Keutzer , University of California, Berkeley
David Patterson , University of California, Berkeley
Bor-Yiing Su , University of California, Berkeley
Marc Snir , University of Illinois at Urbana-Champaign
Kunle Olukotun , Stanford University
Pat Hanrahan , Stanford University
Hassan Chafi , Stanford University
ABSTRACT
<p>The ParLab at Berkeley, UPCRC-Illinois, and the Pervasive Parallel Laboratory at Stanford are studying how to make parallel programming succeed given industry's recent shift to multicore computing. All three centers assume that future microprocessors will have hundreds of cores and are working on applications, programming environments, and architectures that will meet this challenge. This article briefly surveys the similarities and difference in their research.</p>
INDEX TERMS
multicore, parallel computing, shared-memory, parallel programming environments, parallel applications, parallel architectures, hardware
CITATION
Bryan Catanzaro, Armando Fox, Kurt Keutzer, David Patterson, Bor-Yiing Su, Marc Snir, Kunle Olukotun, Pat Hanrahan, Hassan Chafi, "Ubiquitous Parallel Computing from Berkeley, Illinois, and Stanford", IEEE Micro, vol.30, no. 2, pp. 41-55, March/April 2010, doi:10.1109/MM.2010.42
REFERENCES
1. K. Asanović et al., "A View of the Parallel Computing Landscape," Comm. ACM, vol. 52, no. 10, Oct. 2009, pp. 56-67.
2. K. Keutzer and T. Mattson, "A Design Pattern Language for Engineering (Parallel) Software," to appear in Intel Technical J., vol. 13, no. 4, 2010.
3. B. Catanzaro et al., "SEJITS: Getting Productivity and Performance with Selective Embedded JIT Specialization," Proc. 1st Workshop Programmable Models for Emerging Architecture (PMEA), EECS Dept., Univ. of California, Berkeley, tech. report UCB/EECS-2010-23, Mar. 2010.
4. C.G. Jones et al., "Parallelizing the Web Browser," Proc. 1st Usenix Workshop Hot Topics in Parallelism (HotPar 09), Usenix Assoc., 2009, http://parlab.eecs.berkeley.edu/publication 220.
5. M. Armhurst et al., "Above the Clouds: A Berkeley View of Cloud Computing," Comm. ACM, vol. 53, no. 4, Apr. 2010, pp. 50-58.
6. C. Gu et al., "Recognition Using Regions," Proc. Computer Vision and Pattern Recognition (CVPR 09), IEEE CS Press, 2009, pp. 1030-1037.
7. B. Catanzaro et al., "Efficient, High-Quality Image Contour Detection," Proc. IEEE Int'l Conf. Computer Vision (ICCV 09), 2009; http://www.cs.berkeley.edu/~catanzar/Damascene iccv2009.pdf.
8. S. Bird et al., "Software Knows Best: Portable Parallelism Requires Standardized Measurements of Transparent Hardware," EECS Dept., Univ. of California, Berkeley, tech. report, Mar. 2010.
9. H. Cook, K. Asanovic, and D.A. Patterson, Virtual Local Stores: Enabling Software-Managed Memory Hierarchies in Mainstream Computing Environments, EECS Dept., Univ. of California, Berkeley, tech. report UCB/EECS-2009-131, Sept. 2009.
10. R. Liu et al., "Tessellation: Space-Time Partitioning in a Manycore Client OS," Proc. 1st Usenix Workshop Hot Topics in Parallelism (HotPar 09), Usenix Assoc., 2009; http://parlab.eecs.berkeley.edu/publication 221.
11. H. Pan, B. Hindman, and K. Asanović, "Lithe: Enabling Efficient Composition of Parallel Libraries," Proc. 1st Usenix Workshop Hot Topics in Parallelism (HotPar 09), Usenix Assoc., 2009; http://parlab.eecs.berkeley.edu/publication 222.
12. Z. Tan et al., "A Case for FAME: FPGA Architecture Model Execution," to be published in Proc. Int'l Symp. Computer Architecture, June 2010.
13. W. Wu et al., "MobileTI: A Portable Tele-immersive System," Proc. 17th ACM Int'l Conf. Multimedia, ACM Press, 2009, pp. 877-880.
14. D. Lin et al., "The Parallelization of Video Processing," Signal Processing, vol. 26, no. 6, 2009, pp. 103-112.
15. C. Grier, S. Tang, and S.T. King, "Secure Web Browsing with the OP Web Browser," Proc. 2008 IEEE Symp. Security and Privacy, IEEE CS Press, 2008, pp. 402-416.
16. D. Dig et al., "ReLooper: Refactoring for Loop Parallelism in Java," Companion Proc. Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA 09), ACM Press, 2009, pp. 793-794.
17. A. Farzan, P. Madhusudan, and F. Sorrentino, "Meta-analysis for Atomicity Violations under Nested Locking," Proc. Int'l Conf. Computer Aided Verification (CAV), Springer, 2009, pp. 248-262.
18. R. Bocchino et al., "A Type and Effect System for Deterministic Parallel Java," Proc. Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA), ACM Press, 2009, pp, 97-116.
19. M. Vakilian et al., "Inferring Method Effect Summaries for Nested Heap Regions," Proc. 24th IEEE/ACM Conf. on Automated Software Eng. (ASE 2009), ACM Press, 2009, pp. 421-432.
20. G. Bikshandi et al., "Programming for Parallelism and Locality with Hierarchically Tiled Arrays," Proc. 11th ACM SIGPLAN Symp. Principles and Practice of Parallel Programming (PPoPP), ACM Press, 2006, pp. 48-57.
21. J. Torrellas et al., "The Bulk Multicore for Improved Programmability," Comm. ACM, Dec. 2009, pp. 58-65.
22. S. Adve and H.-J. Boehm, "Memory Models: A Case for Rethinking Parallel Languages and Hardware," to appear Comm. ACM, http://rsim.cs.uiuc.edu/Pubs10-cacm-memory-models.pdf .
23. J. Kelm et al., "Rigel: An Architecture and Scalable Programming Interface for a 1000-core Accelerator," Proc. 36th Int'l Symp. Computer Architecture, IEEE CS Press, 2009, pp. 140-151.
24. A. Nistor, D. Marinov, and J. Torrellas, "Light64: Lightweight Hardware Support for Race Detection during Systematic Testing of Parallel Programs," Proc. Int'l Symp. Microarchitecture (MICRO), IEEE CS Press, 2009, pp. 541-552.
25. N. Bronson et al., "A Practical Concurrent Binary Search Tree," Proc. 15th Ann. Symp. Principles and Practice of Parallel Programming (PPoPP), ACM Press, 2010, pp. 257-268.
26. M. Odersky, L. Spoon, and B. Venners, Programming in Scala: A Comprehensive Step-by-Step Guide, Artima Press, 2008.
27. D. Sanchez, R. Yoo, and C. Kozyrakis, "Flexible Architectural Support for Fine-Grain Scheduling," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), ACM Press, 2010; http://csl.stanford.edu/~christos/publications 2010.adm.asplos.pdf.
28. K. Fatahalian et al., "Sequoia: Programming the Memory Hierarchy," Proc. 2006 ACM/IEEE Conf. on Supercomputing, ACM Press, 2006; http://graphics.stanford.edu/papers/sequoia sequoia_sc06.pdf.
29. J. Sugerman et al., "GRAMPS: A Programming Model for Graphics Pipelines," ACM Trans. Graphics, vol. 28, no. 1, 2009, pp. 1-11.
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool