This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Gordon: An Improved Architecture for Data-Intensive Applications
January/February 2010 (vol. 30 no. 1)
pp. 121-130
Adrian M. Caulfield, University of California, San Diego
Laura M. Grupp, University of California, San Diego
Steven Swanson, University of California, San Diego

Gordon is a system architecture for data-centric applications combining low-power processors, flash memory, and data-centric programming systems to improve performance and efficiency for data-centric applications. The article explores the Gordon design space and the design of a specialized flash translation layer. Gordon systems can outperform disk-based clusters by 1.5× and deliver 2.5× more performance per watt.

1. J. Dean and S. Ghemawat, "MapReduce: Simplified Data Processing on Large Clusters," Proc. 6th Conf. Symp. Operating Systems Design and Implementation, ACM Press, 2004, p. 10.
2. M. Isard et al., "Dryad: Distributed Data-Parallel Programs from Sequential Building Blocks," ACM Special Interest Group on Operating Systems' (SIGOPS) Operating Systems Rev., vol. 41, no. 3, 2007, pp. 59-72.
3. Samsung, Samsung K9f8g08uxm Flash Memory Datasheet,11 June 2007; http://www.samsung.com/global/system/business/ semiconductor/product/2007/6/11/NANDFlash/ SLC_LargeBlock/8Gbit/K9F8G08U0M ds_k9f8g08x0m_rev10.pdf.
4. Micron, Micron DDR3 SDRAM Mt41j256m8 Datasheet, 2008; http://download.micron.com/pdf/datasheets/ dram/ddr32GbDDR3 SDRAM.pdf.
5. D. Kwak et al., "Integration Technology of 30nm Generation Multi-Level NAND Flash for 64GB NAND Flash Memory," Proc.IEEE Symp. Very Large-Scale Integration (VLSI) Technology, IEEE Press, 2007, pp. 12-13.
6. Y. Park et al., "Highly Manufacturable 32GB Multi-Level NAND Flash Memory with 0.0098 μm2 Cell Size Using Tanos (Si-oxide-al2o3-tan) Cell Technology, Proc. IEEE Int'l Electron Devices Meeting, IEEE Press, 2006, pp. 1-4.
7. Open NAND Flash Interface Group, Open NAND Flash Interface Specification 2.0,27 Feb. 2008; http://www.onfi.orgspecifications.
8. A. Birrell et al., A Design for High-Performance Flash Disks, tech. report MSR-TR-2005-176, Microsoft Research, 2005.
9. N. Agrawal et al., "Design Tradeoffs for SSD Performance," Proc. Usenix 2008 Ann. Tech. Conf., Usenix Assoc., 2008; http://research.microsoft.com/pubs/63596 USENIX-08-SSD.pdf.
10. S. Ghemawat, H. Gobioff, and S.-T. Leung, "The Google File System," ACM Special Interest Group on Operating Systems' (SIGOPS) Operating Systems Rev., vol. 37, no. 5, 2003, pp. 29-43.
11. T.R. Halfhill, "Intel's Tiny Atom," Microprocessor Report, Apr. 2008.
12. Intel, Quad-Core Intel Xeon Processor 3200 Series Datasheet, 2007; http://www.intel.com/Assets/en_US/PDF/datasheet 316133.pdf.
13. G. Ganger, B. Worthington, and Y. Patt, DiskSim, tech. report, Parallel Data Lab, Carnegie Mellon Univ., 2009; http://www.pdl.cmu.eduDiskSim.
14. X. Fan, W.-D. Weber, and L.A. Barroso, "Power Provisioning for a Warehouse-Sized Computer," Proc. Int'l Symp. Computer Architecture (ISCA 07), ACM Press, 2007, pp. 13-23.
15. D. Economou et al., "Full-System Power Analysis and Modeling for Server Environments," white paper, Hewlett-Packard, June 2006; http://whitepapers.zdnet.comabstract.aspx?docid=347834.
1. M. Isard et al., "Dryad: Distributed Data-Parallel Programs from Sequential Building Blocks," ACM Special Interest Group on Operating Systems' (SIGOPS) Operating Systems Rev., vol. 41, no. 3, 2007, pp. 59-72.
2. J. Dean and S. Ghemawat, "MapReduce: Simplified Data Processing on Large Clusters," Proc. 6th Conf. Symp. Operating Systems Design and Implementation, ACM Press, 2004, p. 10.
3. D. DeWitt and J. Gray, "Parallel Database Systems: The Future of High Performance Database Systems," Comm. ACM, vol. 35, no. 6, 1992, pp. 85-98.
4. G. Graefe, "Encapsulation of Parallelism in the Volcano Query Processing System," ACM Special Interest Group on Management of Data (SIGMOD) Record, vol. 19, no. 2, 1990, pp. 102-111.
5. D.J. Dewitt et al., "The Gamma Database Machine Project," IEEE Trans. Knowledge and Data Eng., vol. 2, no. 1, 1990, pp. 44-62.
6. R. Schuetz et al., "Hyperlink NAND Flash Architecture for Mass Storage Applications," Proc. IEEE Non-Volatile Semiconductor Memory Workshop, IEEE CS Press, 2007, pp. 3-4.
7. N. Agrawal et al., "Design Tradeoffs for SSD Performance," Proc. Usenix 2008 Ann. Tech. Conf., Usenix Assoc., 2008; http://research.microsoft.com/pubs/63596 USENIX-08-SSD.pdf.
8. A. Birrell et al., A Design for High-Performance Flash Disks, tech. report MSR-TR-2005-176, Microsoft Research, 2005.
1. T.-S. Chung et al., "A Survey of Flash Translation Layer," J. Systems Architecture, vol. 55, nos. 5-6, 2009, pp. 332-343.

Index Terms:
cluster architecture, data centric, flash memory, solid-state storage
Citation:
Adrian M. Caulfield, Laura M. Grupp, Steven Swanson, "Gordon: An Improved Architecture for Data-Intensive Applications," IEEE Micro, vol. 30, no. 1, pp. 121-130, Jan.-Feb. 2010, doi:10.1109/MM.2010.18
Usage of this product signifies your acceptance of the Terms of Use.