|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Mark Woh, Sangwon Seo, Scott Mahlke, Trevor Mudge, Chaitali Chakrabarti, Krisztián Flautner, "AnySP: Anytime Anywhere Anyway Signal Processing," IEEE Micro, vol. 30, no. 1, pp. 81-91, January/February, 2010. | |||
| BibTex | x | ||
| @article{ 10.1109/MM.2010.8, author = {Mark Woh and Sangwon Seo and Scott Mahlke and Trevor Mudge and Chaitali Chakrabarti and Krisztián Flautner}, title = {AnySP: Anytime Anywhere Anyway Signal Processing}, journal ={IEEE Micro}, volume = {30}, number = {1}, issn = {0272-1732}, year = {2010}, pages = {81-91}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2010.8}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - IEEE Micro TI - AnySP: Anytime Anywhere Anyway Signal Processing IS - 1 SN - 0272-1732 SP81 EP91 EPD - 81-91 A1 - Mark Woh, A1 - Sangwon Seo, A1 - Scott Mahlke, A1 - Trevor Mudge, A1 - Chaitali Chakrabarti, A1 - Krisztián Flautner, PY - 2010 KW - software-defined radio KW - 4G KW - H.264 KW - DSP KW - SIMD KW - multicore KW - AnySP KW - embedded processor VL - 30 JA - IEEE Micro ER - | |||
Looking forward, the computation requirements of mobile devices will increase by one to two orders of magnitude, but their power requirements will remain stringent to ensure reasonable battery lifetimes. Scaling existing approaches won't suffice; instead, the hardware's inherent computational efficiency, programmability, and adaptability must change. AnySP, a fully programmable architecture that targets multiple application domains, addresses these challenges for next-generation mobile signal processing.
1. M. Woh et al., "The Next Generation Challenge for Software Defined Radio," Proc. 7th Int'l Workshop Embedded Computer Systems: Architectures, Modeling, and Simulation, LNCS 4599, Springer, 2007, pp. 343-354.
2. M. Woh et al, "AnySP: Anytime Anywhere Anyway Signal Processing," Proc. 36th Ann. Int'l Symp. Computer Architecture, ACM Press, 2009, pp. 128-139.
3. X. Guan and Y. Fei, "Reducing Power Consumption of Embedded Processors through Register File Partitioning and Compiler Support," Proc. 2008 Int'l Conf. Application-Specific Systems, Architectures and Processors, IEEE CS Press, 2008, pp. 269-274.
4. N. Goel, A. Kumar, and P.R. Panda, "Power Reduction in VLIW Processor with Compiler Driven Bypass Network," Proc. 20th Int'l Conf. VLSI Design Held Jointly with 6th Int'l Conf. Embedded Systems (VLSID 07), IEEE CS Press, 2007, pp. 233-238.
5. Y. Lin et al., "SODA: A Low-Power Architecture for Software Radio," Proc. 33rd Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2006, pp. 89-101.
6. P. Raghavan et al., "A Customized Cross-bar for Data-Shuffling in Domain-Specific SIMD Processors," Architecture of Computing Systems (ARCS 07), LNCS 4415, Springer, 2007, pp. 57-68.
7. R. Golshan and B. Haroun, "A Novel Reduced Swing CMOS Bus Interface Circuit for High Speed Lowpower VLSI Systems," Proc. 1994 IEEE Int'l Symp. Circuits and Systems (ISCAS 94), vol. 4, IEEE CS Press, 1994, pp. 351-354.
8. B. Zhai et al., "Energy Efficient Near-Threshold Chip Multi-processing," Proc. 2007 Int'l Symp. Low Power Electronics and Design, ACM Press, 2007, pp. 32-37.

