The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2010 vol.30)
pp: 71-80
Stijn Eyerman , Ghent University
Lieven Eeckhout , Ghent University
ABSTRACT
<p>Resource sharing unpredictably affects per-thread performance in multithreaded architectures, but system software assumes all coexecuting threads make equal progress. Per-thread cycle accounting addresses this problem by tracking per-thread progress rates for each coexecuting thread. This approach has the potential to improve quality of service (QoS), service-level agreements (SLA), performance predictability, service differentiation, and proportional-share performance on multithreaded architectures.</p>
INDEX TERMS
multicore, multithreaded architectures, system software, per-thread cycle accounting
CITATION
Stijn Eyerman, Lieven Eeckhout, "Per-Thread Cycle Accounting", IEEE Micro, vol.30, no. 1, pp. 71-80, January/February 2010, doi:10.1109/MM.2010.23
REFERENCES
1. S. Eyerman and L. Eeckhout, "Per-Thread Cycle Accounting in SMT Processors," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), ACM Press, 2009, pp. 133-144.
2. S. Eyerman et al., "A Performance Counter Architecture for Computing Accurate CPI Components," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), ACM Press, 2006, pp. 175-184.
3. T. Karkhanis and J.E. Smith, "A First-Order Superscalar Processor Model," Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 2004, pp. 338-349.
4. Y. Chou, B. Fahs, and S. Abraham, "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism," Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 2004, pp. 76-87.
5. M.K. Qureshi et al., "A Case for MLP-Aware Cache Replacement," Proc. 33rd Ann. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 2006, pp. 167-177.
6. D.M. Tullsen et al., "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proc. 23rd Ann. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 1996, pp. 191-202.
7. D.M. Tullsen and J.A. Brown, "Handling Long-Latency Loads in a Simultaneous Multithreading Processor," Proc. 34th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO), IEEE CS Press, 2001, pp. 318-327.
8. S. Eyerman and L. Eeckhout, "A Memory-Level Parallelism Aware Fetch Policy for SMT Processors," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA), IEEE CS Press, 2007, pp. 240-249.
9. F.J. Cazorla et al., "QoS for High-Performance SMT Processors in Embedded Systems," IEEE Micro, vol. 24, no. 4, 2004, pp. 24-31.
10. S. Choi and D. Yeung, "Learning-Based SMT Processor Resource Distribution via Hill-Climbing," Proc. 33rd Ann. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 2006, pp. 239-250.
11. A. Snavely and D.M. Tullsen, "Symbiotic Job Scheduling for Simultaneous Multithreading Processor," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), ACM Press, 2000, pp. 234-244.
16 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool