The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2010 vol.30)
pp: 29-39
John H. Kelm , University of Illinois at Urbana-Champaign
Daniel R. Johnson , University of Illinois at Urbana-Champaign
Steven S. Lumetta , University of Illinois at Urbana-Champaign
Sanjay J. Patel , University of Illinois at Urbana-Champaign
ABSTRACT
<p>This article presents a memory model for parallel compute accelerators with task-based programming models that uses a software protocol, working in collaboration with hardware caches, to maintain a coherent, single address space view of memory without requiring hardware cache coherence. The memory model supports visual computing applications, which are becoming an important class of workloads capable of exploiting 1,000-core processors.</p>
INDEX TERMS
accelerator, memory model, parallel architecture, software coherence
CITATION
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta, Sanjay J. Patel, Matthew I. Frank, "A Task-Centric Memory Model for Scalable Accelerator Architectures", IEEE Micro, vol.30, no. 1, pp. 29-39, January/February 2010, doi:10.1109/MM.2010.6
REFERENCES
1. NVIDIA, "NVIDIA GeForce 8800 GPU Architecture Overview," Nov. 2006.
2. L. Seiler et al., "Larrabee: A Many-Core x86 Architecture for Visual Computing," ACM Trans. Graphics, vol. 27, no. 3, 2008, article no. 18.
3. L.G. Valiant, "A Bridging Model for Parallel Computation," Comm. ACM, vol. 33, no. 8, 1990, pp. 103-111.
4. C. Amza et al., "Treadmarks: Shared Memory Computing on Networks of Workstations," Computer, vol. 29, no. 2, 1996, pp. 18-28.
5. J.K. Bennett, J.B. Carter, and W. Zwaenepoel, "Munin: Distributed Shared Memory Based on Type-Specific Memory Coherence," Proc. 2nd ACM SIGPLAN Symp. Principles & Practice of Parallel Programming (PPoPP 90), ACM Press, 1990, pp. 168-176.
6. A. Mahesri et al., "Tradeoffs in Designing Accelerator Architectures for Visual Computing," Proc. Int'l Symp. Microarchitecture, 2008, ACM Press, pp. 164-175.
7. J.H. Kelm et al., "Rigel: An Architecture and Scalable Programming Interface for a 1000-Core Accelerator," Proc. Int'l Symp. Computer Architecture, 2009, ACM Press, pp. 140-151.
8. J. Goodman, "Cache Consistency and Sequential Consistency," tech. report 61, SCI Working Group, 1989.
16 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool