This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Full HD Multistandard Video Codec for Mobile Applications
November/December 2009 (vol. 29 no. 6)
pp. 18-27
Motoki Kimura, Renesas Technology
Kenichi Iwata, Renesas Technology
Seiji Mochizuki, Renesas Technology
Hiroshi Ueda, Renesas Technology
Masakazu Ehama, Renesas Technology
Hiromi Watanabe, Renesas Technology

A full high-definition (full HD) video codec includes a high-performance stream processing unit to support multiple standards in mobile application processors. The unit performs at 40 Mbps when operated at a 162-MHz clock rate. Implemented in 65-nm CMOS technology, the proposed video codec consumes 176 mW in real-time decoding of H.264 full HD video.

1. S. Nomura et al., "A 9.7 mW AAC-Decoding, 620 mW H.264 720p 60 fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65 nm CMOS Technology," IEEE Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC 08), IEEE Press, 2008, pp. 262-263.
2. H. Matsumura et al., "A Low-Power H.264/AVC Codec with 1080p/60 Processing Capabilities," Proc. IEEE Symp. Low-Power and High-Speed Chips (Cool Chips 09), IEEE CS Press, 2009, pp. 175-187.
3. Y.K. Lin et al., "A 242 mW 10 mm2 1080p H.264/AVC High-Profile Encoder Chip," IEEE Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC 08), IEEE Press, 2008, pp. 314-315.
4. Y.H. Chen et al., "An H.264/AVC Scalable Extension and High Profile HDTV 1080p Encoder Chip," Proc. Symp. VLSI Circuits, IEEE Press, 2008, pp. 104-105.
5. Z. Liu et al., "A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P," Proc. Symp. VLSI Circuits, IEEE Press, 2007, pp. 12-13.
6. T.C. Chen et al., "2.8 to 67.2 mW Low-Power and Power-Aware H.264 Encoder for Mobile Applications," Proc. Symp. VLSI Circuits, IEEE Press, 2007, pp. 222-223.
7. H.C. Chang et al., "A 7 mW-to-183 mW Dynamic Quality-Scalable H.264 Video Encoder Chip," IEEE Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC 07), IEEE Press, 2007, pp. 280-281.
8. Y.W. Huang et al., "A 1.3TOPS H.264/AVC Single-Chip Encoder for HDTV Applications," IEEE Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC 05), IEEE Press, 2005, pp. 128-129.
9. C.D. Chien et al., "A 252 kgate/71 mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications," IEEE Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC 07), IEEE Press, 2007, pp. 282-283.
10. M. Naruse et al., "A 65 nm Single-Chip Application and Dual-Mode Baseband Processor with Partial Clock Activation and IP-MMU," IEEE Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC 08), IEEE Press, 2008, pp. 260-261.
11. Int'l Telecomm. Union, "ITU-T Recommendation H.264.1, Conformance Specification for H.264 Advanced Video Coding," Mar. 2005; http://www.itu.int/net/itu-t/sigdb/spevideo Hseries-s.htm.
12. M. Kimura et al, "An 176 mW Full-HD Multi-Standard Video Codec for Mobile Application Processors," Proc. IEEE Symp. Low-Power and High-Speed Chips (Cool Chips 09), IEEE CS Press, 2009, pp. 189-201.

Index Terms:
video codec, mobile application, full HD, multiple video standards.
Citation:
Motoki Kimura, Kenichi Iwata, Seiji Mochizuki, Hiroshi Ueda, Masakazu Ehama, Hiromi Watanabe, "A Full HD Multistandard Video Codec for Mobile Applications," IEEE Micro, vol. 29, no. 6, pp. 18-27, Nov.-Dec. 2009, doi:10.1109/MM.2009.87
Usage of this product signifies your acceptance of the Terms of Use.