The Community for Technology Leaders
RSS Icon
Issue No.05 - September/October (2009 vol.29)
pp: 46-55
Hsiang-Ning Liu , National Central University, Taiwan
Yu-Jen Huang , National Central University, Taiwan
Jin-Fu Li , National Central University, Taiwan
<p>Using a packet-based built-in self test for RAM cores in mesh-based networks on chip (NoC) can reduce the BIST circuit's area cost. The proposed scheme reuses the NoC to transport test patterns to RAM such that routing doesn't limit the number of RAM cores tested. The scheme also achieves higher test parallelism than a typical parallel BIST by interleaving the read/write test operations.</p>
network-on-chip, multicore, random access memory, march test, BIST, testing.
Hsiang-Ning Liu, Yu-Jen Huang, Jin-Fu Li, "Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks", IEEE Micro, vol.29, no. 5, pp. 46-55, September/October 2009, doi:10.1109/MM.2009.83
1. B. Tobias and M. Shankar, "A Survey of Research and Practices of Network-on-Chip," ACM Computing Surveys, vol. 38, no. 1, 2006, p. 1.
2. K. Goossens, J. Dielissen, and A. Radulescu, "Æthereal Network on Chip: Concepts, Architectures, and Implementations," IEEE Design &Test of Computers, vol. 22, no. 5, 2005, pp. 414-421.
3. T. Bjerregaard and J. Sparso, "Implementation of Guaranteed Services in the MANGO Clockless Network on Chip," IEE Proc. Computers and Digital Techniques, vol. 153, no. 4,IEE Press, 2006, pp. 217-229.
4. W. Wentzlaff et al., "On-Chip Interconnection Architecture for the Tile Processor," IEEE Micro, vol. 27, no. 5, Sept.-Oct. 2007, pp. 15-31.
5. Y. Hoskote et al., "A 5-GHz Mesh Interconnect for a Teraflops Processor," IEEE Micro, vol. 27, no. 5, Sept.-Oct. 2007, pp. 51-61.
6. A. Pullini et al., "Bridging NoCs to 65 NM," IEEE Micro, vol. 27, no. 5, Sept.-Oct. 2007, pp. 75-85.
7. I. Parulkar et al., "DFX of a 3rd Generation, 16-core/32-Thread UltraSPARC CMT Microprocessor," Proc. Int'l Test Conf. (ITC 08), IEEE CS Press, 2008, pp. 1-10.
8. K.-L. Cheng et al., "Automatic Generation of Memory Built-in Self-Test Cores for System-on-Chip," Proc. 10th IEEE Asian Test Symp. (ATS 01), IEEE CS Press, 2001, pp. 91-96.
9. M.L. Bodoni et al., "An Effective Distributed BIST Architecture for RAMs," Proc. IEEE European Test Workshop (ETW 00), IEEE CS Press, 2000, pp. 119-124.
10. B.H. Fang and N. Nicolici, "Power-Constrained Embedded Memory BIST Architecture," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT 03), IEEE CS Press, 2003, pp. 451-458.
11. R.C. Aitken, "A Modular Wrapper Enabling High Speed BIST and Repair for Small Wide Memories," Proc. Int'l Test Conf. (ITC 04), IEEE CS Press, 2004, pp. 997-1005.
12. L.-M. Denq and C.-W. Wu, "A Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories," IEEE Asian Test Symp. (ATS 07), IEEE CS Press, 2007, pp. 349-354.
13. L.M. Li and P.K. McKinley, "A Survey of Wormhole Routing Techniques in Direct Networks," Computer, vol. 26, no. 2, 1993, pp. 62-76.
14. K.M. Al-Tawil, M. Abd-El-Barr, and F. Ashraf, "A Survey and Comparison of Wormhole Routing Techniques in a Mesh Networks," IEEE Network, vol. 11, no. 2, 1997, pp. 38-45.
15. W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, Mar. 1992, pp. 194-205.
16. B. Wang and Q. Xu, "Test/Repair Area Overhead Reduction for Small Embedded Memories," Proc. 15th IEEE Asian Test Symp. (ATS 06), IEEE CS Press, 2006, pp. 37-42.
17. Y. Wu and A. Ivanov, "Low Power SoC Memory BIST," Proc. 21st IEEE Int'l Symp. Defect and Fault-Tolerance in VLSI Systems (DFT 06), IEEE CS Press, 2006, pp. 197-205.
5 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool