The Community for Technology Leaders
RSS Icon
Issue No.03 - May/June (2009 vol.29)
pp: 52-63
Feng Wang , Hong Kong University of Science and Technology
Mounir Hamdi , Hong Kong University of Science and Technology
<p>As Internet routers scale to support next-generation networks, their memory subsystems must also scale. Several solutions combine static RAM and dynamic RAM buffering but still have major scaling limitations. Using a parallel architecture and distributed memory-management algorithms with hybrid SRAM/DRAM improves buffering performance. The parallel hybrid SRAM/DRAM memory system is also work conserving, which is particularly important under light traffic conditions.</p>
SRAM/DRAM, per-flow queues, parallel distributed memory management
Feng Wang, Mounir Hamdi, "Memory Subsystems in High-End Routers", IEEE Micro, vol.29, no. 3, pp. 52-63, May/June 2009, doi:10.1109/MM.2009.45
1. S. Iyer, R. Kompella, and N. McKeown, Designing Buffers for Router Line Cards, tech. report TR02-HPNG-031001, Stanford Univ., 2002.
2. M. March and J. Corbal, "A DRAM/SRAM Memory Scheme for Fast Packet Buffers," IEEE Trans. Computers, vol. 55, no. 5, May 2006, pp. 588-602.
3. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 2006.
4. C. Villamizar and C. Song, "High Performance TCP in ANSNET," ACM Computer Comm. Rev., vol. 24, no. 5, Oct. 1994, pp. 45-60.
5. G. Appenzeler, I. Keslassy, and N. McKeown, "Sizing Router Buffers," ACM SIGCOMM Computer Comm. Rev., vol. 34, no. 4, Oct. 2004, pp. 281-292.
6. M. Kabra, S. Saha, and B. Lin, "Fast Buffer Memory with Deterministic Packet Departures," Proc. 14th IEEE Symp. High-Performance Interconnects (HOTI 06), IEEE CS Press, 2006, pp. 67-72.
7. Y. Tamir and G.L. Frazier, "High-Performance Multi-Queue Buffers for VLSI Communications Switches," ACM SIGARCH Computer Architecture News, vol. 16, no. 2, May 1988, pp. 343-354.
8. A. Demers, S. Keshav, and S. Shenker, "Analysis and Simulation of a Fair Queuing Algorithm," ACM SIGCOMM Computer Comm. Rev., vol. 19, no. 4, Sept. 1989, pp. 1-12.
9. S. Iyer, R.R. Kompella, and N. McKeown, "Analysis of a Memory Architecture for Fast Packet Buffers," Proc. IEEE Workshop High-Performance Switching and Routing, IEEE Press, 2001, pp. 368-373.
10. B. Agrawal and T. Sherwood, "Virtually Pipelined Network Memory," Proc. Int'l Symp. Microarchitecture (MICRO 06), IEEE CS Press, 2006, pp. 197-207.
11. G. Shrimali, I. Keslassy, and N. McKeown, "Designing Packet Buffers with Statistical Guarantees," Proc. 12th Ann. IEEE Symp. High Performance Interconnects (HOTI 04), IEEE CS Press, 2004, pp. 54-60.
18 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool