The Community for Technology Leaders
RSS Icon
Issue No.03 - May/June (2009 vol.29)
pp: 20-30
Wayne Wolf , Georgia Institute of Technology
Jiang Xu , Hong Kong University of Science and Technology
<p>DWP, a new interconnect structure for asynchronous networks on chip in multiprocessing SoCs, yields higher throughput, consumes less power, suffers less from crosstalk noise, and requires less area than traditional interconnect structures. Its advantages stem from techniques including wave pipelining, double-data-rate transmission, interleaved lines, misaligned repeaters, and clock gating.</p>
network on chip, multiprocessor, system on chip, asynchronous, wave pipeline, low power, double data rate, interconnect
Wayne Wolf, Jiang Xu, "Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs", IEEE Micro, vol.29, no. 3, pp. 20-30, May/June 2009, doi:10.1109/MM.2009.40
1. B. Towles and W.J. Dally, "Route Packets, Not Wires: On-Chip Interconnect Networks," Proc. 38th Design Automation Conf. (DAC 01), IEEE CS Press, 2001, pp. 684-689.
2. J. Cong, "An Interconnect-centric Design Flow for Nanometer Technologies," Proc. IEEE, vol. 89, no. 4, Apr. 2001, pp. 505-528.
3. M. Kuhlmann and S.S. Sapatnekar, "Exact and Efficient Crosstalk Estimation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 7, Jul. 2001, pp. 858-866.
4. T. Meincke et al., "Globally Asynchronous Locally Synchronous Architecture for Large High-Performance ASICs," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS 99), vol. 2,IEEE Press, 1999, pp. 512-515.
5. T. Chelcea and S.M. Nowick, "Robust Interfaces for Mixed-Timing Systems," IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 8, Aug. 2004, pp. 857-873.
6. W.P. Burleson et al., "Wave-Pipelining: A Tutorial and Research Survey," IEEE Trans. VLSI Systems, vol. 6, no. 3, Sept. 1998, pp. 464-474.
7. A.B. Kahng et al., "Interconnect Tuning Strategies for High-Performance ICs," Proc. Design, Automation, and Test in Europe (DATE 98), IEEE CS Press, 1998, pp. 471-478.
8. J. Xu et al., "A Design Methodology for Application-Specific Networks-on-Chip," ACM Trans. Embedded Computing Systems, vol. 5, no. 2, May 2006, pp. 263-280.
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool