This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Broadcom mediaDSP: A Platform for Building Programmable Multicore Video Processors
March/April 2009 (vol. 29 no. 2)
pp. 30-45
Richard Selvaggi, Broadcom
Larry Pearlstein, Broadcom

Broadcom's mediaDSP technology is a modular and scalable multiprocessor platform that provides the framework for building customized and programmable multicore processors for the video and image processing domain. The mediaDSP platform exploits task-level parallelism and includes architectural elements that support a task-based programming model. Broadcom's BCM35421 processor leverages mediaDSP technology to realize a single-chip, full high definition (FHD) frame rate converter for today's 120 Hz LCD TV sets.

1. C.A.R. Hoare, "Communicating Sequential Processes," Comm. ACM, vol. 21, no. 8, Aug 1978, pp. 666-677.
2. I. Foster, Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering, Addison Wesley, 1995.
3. T. Stefanov et al., "System Design Using Kahn Process Networks: The Compaan/Laura Approach," Proc. Design Automation and Test in Europe Conf. and Exposition (DATE 04), IEEE CS Press, 2004, pp. 340-345.
4. A. Davere et al., A Platform-based Design Flow for Kahn Process Networks, tech. report UCB/EECS-2006-30, Univ. of Calif., Berkeley, 2006.
5. G. Kahn, "The Semantics of a Simple Language for Parallel Programming," Information Processing 74: Proc. IFIP Congress 74, North-Holland, 1974, pp. 471-475.
6. "ET6300 Graphics and Multimedia Engine Data Book," Tseng Labs, 1997.
7. A.R. Pleszkun et al., "Features of the Structured Memory Access (SMA) Architecture," Proc. 3rd IEEE Computer Society Int'l Conf., IEEE CS Press, 1986, pp. 259-263.
8. "Display Search Quarterly Global TV Shipment and Forecast Report," Aug.22, 2008, http:/www.displaysearch.com.
9. H. Pan, X.F. Feng, and S. Daly, "LCD Motion Blur Modeling and Analysis," Proc. Int'l Conf. Image Processing (ICIP 05), IEEE Press, 2005, pp. II-21-24.
10. G.A. Thomas, "Television Motion Measurement for DATV and Other Applications," BBC Research Dept. Report, BBC RD 1987/11, 1987.
11. A. Pelagotti and G. de Haan, "High Quality Picture Rate Up-Conversion for Video on TV and PC," Proc. Philips Conf. Digital Signal Processing, Philips Research Laboratories, 1999, paper 4.1.
12. N. Beucher et al., "Motion Compensated Frame-Rate Conversion Using a Specialized Instruction Set Processor," Proc. IEEE Workshop Signal Processing Systems Design and Implementation (SIPS 06), IEEE Press, 2006, p. 130-135.
13. Y. Jia et al., "Video Processing in HDTV Receivers for Recovery of Missing Picture Information: De-interlacing, Frame-Rate Conversion, and Super-Resolution," Information Display, vol. 23, no. 11, Nov. 2007.
14. Y. Jia et al., "Video Processing in HDTV Receivers for Recovery of Missing Picture Information: De-interlacing, Frame-Rate Conversion, and Super-Resolution," Information Display, vol. 23, no. 11, Nov. 2007.

Index Terms:
multicore, heterogeneous, multiprocessing, SoC, programmable, digital signal processing, frame-rate conversion, SIMD, mediaDSP
Citation:
Richard Selvaggi, Larry Pearlstein, "Broadcom mediaDSP: A Platform for Building Programmable Multicore Video Processors," IEEE Micro, vol. 29, no. 2, pp. 30-45, March-April 2009, doi:10.1109/MM.2009.25
Usage of this product signifies your acceptance of the Terms of Use.