The Community for Technology Leaders
RSS Icon
Issue No.06 - November/December (2008 vol.28)
pp: 47-56
William R. Reohr , IBM T.J. Watson Research Center
Philip G. Emma , IBM T.J. Watson Research Center
Caches use data very differently than main memory does, so DRAM caches can have dramatically different refresh requirements. Making canonical assumptions about retention times in DRAM can be drastic overkill within the cache context. Using standard refresh rates may be unnecessary and can be a significant waste of cache utilization and power. In this article, we view "retention time" in a new way by using statistical populations more appropriate for caches, and we suggest uses of a cache's inherent error-control mechanisms to reduce refresh rates by several orders of magnitude.
cache structures, DRAM, error-correction code, refresh rates
William R. Reohr, Philip G. Emma, "Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications", IEEE Micro, vol.28, no. 6, pp. 47-56, November/December 2008, doi:10.1109/MM.2008.93
1. R.E. Matick and S.E. Schuster, "Logic-Based eDRAM: Origins and Rationale for Use," IBM J. Research and Development, vol. 49, no. 1, Jan. 2005, pp. 145-165.
2. S.S. Iyer et al., "Embedded DRAM: Technology Platform for the Blue Gene/L Chip," IBM J. Research and Development, vol. 49, no. 2 and 3, Mar.-May 2005, pp. 333-350.
3. Y. Nakagome et al., "Review and Future Prospects of Low-Voltage RAM Circuits," IBM J. Research and Development, vol. 47, no. 5 and 6, Sep.-Nov. 2003, pp. 525-552.
4. Y. Taur et al., "CMOS Scaling into the Nanometer Regime," Proc. IEEE, vol. 85, no. 4, Apr. 1997, pp. 486-504.
5. W.R. Reohr, "Memories: Exploiting Them and Developing Them," Proc. IEEE Int'l SOC Conf., IEEE Press, 2006, pp. 303-310.
6. J.M. Berger, "A Note on Error Detecting Codes for Asymmetric Channels," Information and Control, vol. 4, Mar. 1961, pp. 68-73.
7. D.A. Klein and J. Schreck, Memory System and Method Using ECC to Achieve Low Power Refresh, US patent 7,184,352, Patent and Trademark Office, 2007.
8. J. Barth et al., "A 500MHz Random Cycle, 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 07), IEEE Press, 2007, pp. 486-487.
9. P. Emma and W. Reohr, "Method, Apparatus and System for Retention Time Control and Error Management in a Cache System Comprising Dynamic Storage," IBM docket no. YOR920060832US1, filed Mar. 2007.
18 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool