This Article 
 Bibliographic References 
 Add to: 
Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems
September/October 2008 (vol. 28 no. 5)
pp. 22-36
Avinash Karanth Kodi, Ohio University
Ahmed Louri, University of Arizona
Although CAD tools have significantly assisted electronic system simulation, the system-level optoelectronics modeling field has lagged behind due to a lack of simulation methodologies and tools. Optisim, a system-level modeling and simulation methodology of optical interconnects for HPC systems, can provide computer architects, designers, and researchers with a highly optimized, efficient, and accurate discrete-event environment to test various HPC systems.

1. E. Mohammed et al., "Optical Interconnect System Integration for Ultra-Short Reach Applications," Intel Technology J., vol. 8, no. 2, May 2004, pp. 115-128.
2. A.F. Benner et al., "Exploitation of Optical Interconnects in Future Server Architectures," IBM J. Research and Development, vol. 49,nos. no. 4/5, Sept. 2005, pp. 755-775.
3. D.A.B. Miller, "Rationale and Challenges for Optical Interconnects to Electronic Chips," Proc. IEEE, vol. 88, Jun. 2000, pp. 728-749.
4. J.H. Collet et al., "Architectural Approaches to the Role of Optics in Monoprocessor and Multiprocessor Machines," Applied Optics, vol. 39, no. 5, Feb. 2000, pp. 671-682.
5. J.J. Yi and D.J. Lilja, "Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations," IEEE Trans. Computers, vol. 55, no. 3, Mar. 2006, pp. 268-280.
6. B.K. Whitlock et al., "Simulating Optical Interconnects," IEEE Circuits and Devices, vol. 11, no. 3, May 1995, pp. 12-18.
7. P.K. Pepelijugoski and D.M. Kuchta, "Design of Optical Communications Data Links," IBM J. Research and Development, vol. 47, Mar./May 2003, pp. 223-237.
8. M. Kahrs et al., "System-Level Modeling and Simulation of 10 g Optoelectronic Interconnect," IEEE/OSA J. Lightwave Technology, vol. 21, no. 12, Dec. 2003, pp. 3244-3256.
9. Z. Toffano et al., "Multilevel Behavioral Simulation of VCSEL-Based Optoelectronic Modules," IEEE J. Selected Topics in Quantum Electronics, vol. 9, no. 3, May/Jun. 2003, pp. 949-960.
10. J.-H Ha and T.M. Pinkston, "The Speed Cache Coherence for an Optical Multi-Access Interconnect Architecture," Proc. 2nd Int'l Conf. Massively Parallel Processing Using Optical Interconnections (MPPOI), IEEE CS Press, 1995, pp. 98-107.
11. X. Chen et al., "Exploring the Design Space of Power-Aware Optoelectronic Networked Systems," Proc. 11th Int'l Symp. High-Performance Computer Architecture (HPCA 05), IEEE CS Press, 2005, pp. 120-131.
12. O. Liboiron-Ladouceur, B.A. Small, and K. Bergman, "Physical Layer Scalability of WDM Optical Packet Interconnection Networks," IEEE/OSA J. Lightwave Technology, vol. 24, no. 1, Jan. 2006, pp. 262-270.
13. J.R. Jump, YACSIM Reference Manual, Dept. of Electrical and Computer Eng., Rice Univ., 1993.
14. O. Kibar et al., "Power Minimization and Technology Comparisons for Digital Free-Space Optoelectronic Interconnections," IEEE/OSA J. Lightwave Technology, vol. 17, no. 4, Apr. 1999, pp. 546-555.
15. H. Cho, P. Kapur, and K.C. Saraswat, "Power Comparison between High-Speed Electrical and Optical Inter­Connects for Interchip Communication," IEEE/OSA J. Lightwave Technology, vol. 22, no. 9, 2004, pp. 2021-2033.
16. A. Apsel and A.G. Andreou, "Analysis of Short Distance Optoelectronic Link Architectures," Proc. 2003 Int'l Symp. Circuits and Systems (ISCAS 03), vol. 4,IEEE Press, 2003, pp. 840-843.
17. A.K. Kodi and A. Louri, "Design of a High-Speed Optical Interconnect for Scalable Shared Memory Multiprocessors," IEEE Micro, vol. 25, Jan./Feb. 2005, pp. 41-49.
18. A.K. Kodi and A. Louri, "Rapid for High-Performance Computing: Architecture and Performance Evaluation," OSA Applied Optics, vol. 45, no. 25, Sept. 2006, pp. 6326-6334.

Index Terms:
high-performance computing, optical interconnects, modeling and simulation
Avinash Karanth Kodi, Ahmed Louri, "Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems," IEEE Micro, vol. 28, no. 5, pp. 22-36, Sept.-Oct. 2008, doi:10.1109/MM.2008.76
Usage of this product signifies your acceptance of the Terms of Use.