The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - July/August (2008 vol.28)
pp: 41-50
ABSTRACT
A shrinking energy budget for mobile devices and increasingly complex communication standards make architecture development for software-defined radio very challenging. Coarse-grained array accelerators are strong candidates for achieving both high performance and low power. The C-programmable hybrid CGA-SIMD accelerator presented here targets emerging broadband cellular and wireless LAN standards, achieving up to 100-Mbps throughput with an average power consumption of 220 mW.
INDEX TERMS
wireless systems, interconnections, I/O and data communications, VLIW architectures, single data stream architectures, real-time and embedded systems, special-purpose and application-based systems, reconfigurable hardware, mobile computing, signal processing systems
CITATION
Bruno Bougard, Diederik Verkest, Liesbet Van der Perre, Rudy Lauwereins, "A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing", IEEE Micro, vol.28, no. 4, pp. 41-50, July/August 2008, doi:10.1109/MM.2008.49
REFERENCES
1. J. Glossner et al., "The Sandbridge SB3011 Platform," Eurasip J. Embedded Systems, vol. 2007,article ID 56467; http://www.hindawi.com/getarticle.aspx?doi=10.1155/ 200756467.
2. K. van Berkel et al., "Vector Processing as an Enabler for Software-Defined Radio in Handheld Devices," Eurasip J. Applied Signal Processing, vol. 2005, no. 16, Sept. 2005, pp. 2613-2625.
3. Y. Lin et al., "SODA: A Low-Power Architecture for Software Radio," Proc. 33rd Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2006, pp. 89-101.
4. U. Ramacher, "Software-Defined Radio Prospects for Multistandard Mobile Phones," Computer, vol. 40, no. 10, Oct. 2007, pp. 62-69.
5. D. Arditti Ilitzky et al., "Architecture for the Scalable Communications Core's Network on Chip," IEEE Micro, vol. 27, no. 5, Sept./Oct. 2007, pp. 62-74.
6. B. Mei et al., "Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling," Proc. IEE Computers and Digital Techniques, vol. 150, no. 5, 22 Sept. 2003, pp. 255-261.
7. HiveFlex CSP 2000 Series, Programmable OFDM Communication Signal Processor, SiliconHive; http:/www.siliconhive.com.
8. A. Lodi et al., "XiSystem: A XiRisc-Based SoC with Reconfigurable IO Module," IEEE J. Solid-State Circuits, vol. 41, no. 1, Jan. 2006, pp. 85-96.
9. H. Singh et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications," IEEE Trans. Computers, vol. 49, no. 5, May 2000, pp. 465-481.
10. B. Mei et al., "Architecture Exploration for a Reconfigurable Architecture Template," IEEE Design &Test, vol. 22, no. 2, Mar.-Apr. 2005, pp. 90-101.
11. B. Ramakrishna Rau, "Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops," Proc. 27th Ann. Int'l Symp. Microarchitecture (MICRO 94), ACM Press, 1994, pp. 63-74.
12. E. Gibert, J. Sánchez, and A. González, "Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors," Proc. 36th Ann. IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS Press, 2003, pp. 315-325.
13. S.A. Mahlke et al., "Effective Compiler Support for Predicated Execution Using the Hyperblock," Proc. 25th Ann. Int'l Symp. Microarchitecture (MICRO 92), IEEE CS Press, 1992, pp. 45-54.
14. L. Van der Perre et al., "Architectures and Circuits for Software Defined Radios: Scaling and Scalability for Low Cost and Low Energy," Proc. Int'l Solid-State Circuits Conf. (ISSCC 07), IEEE Press, 2007, pp. 568-589.
15. B. Bougard et al., "Energy Efficient Software Defined Radio Solutions for MIMO-Based Broadband Communication," Proc. European Signal Processing Conf., European Assoc. for Signal Processing, 2007; http://www.eurasip.org/Proceedings/Eusipco/ Eusipco2007/Papersc1l-a03.pdf.
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool