This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems
May/June 2008 (vol. 28 no. 3)
pp. 26-41
CPUs consume too much power. Modern complex cores sometimes waste power on functions that are not useful for the code they run. In particular, operating system kernels do not benefit from many power-consuming features intended to improve application performance. We advocate asymmetric single-ISA multicore systems, in which some cores are optimized to run OS code at greatly improved energy efficiency.

1. L.A. Barroso and U. Hölzle, "The Case for Energy-Proportional Computing," Computer, vol. 40, no. 12, Dec. 2007, pp. 33-37.
2. D. Nellans, R. Balasubramonian, and E. Brunvand, "A Case for Increased Operating System Support in Chip Multi-processors," Proc. IBM Watson Conf. Interaction between Architecture, Circuits, and Compilers (P = ac205), 2005, http://www.cs.utah.edu/∼rajeev/pubs pac205.pdf.
3. J. Redstone, S.J. Eggers, and H.M. Levy, "An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 00), ACM Press, 2000, pp. 245-256.
4. J.K. Ousterhout, "Why Aren't Operating Systems Getting Faster as Fast as Hardware?," Proc. Usenix Summer 1990 Conf., Usenix Assoc., 1990, pp. 247-256.
5. R. Kumar et al., "Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction," Proc. IEEE/ACM Int'l Symp. Microarchitecture (MICRO 03), IEEE CS Press, 2003, pp. 81-92.
6. B. Wun and P. Crowley, "Network I/O Acceleration in Heterogeneous Multicore Processors," Proc. 14th IEEE Symp. High-Performance Interconnects (HOTI 06), IEEE CS Press, 2006, pp. 9-14.
7. P. Ranganathan et al., "Ensemble-Level Power Management for Dense Blade Servers," Proc. Int'l Symp. Computer Architecture (ISCA 06), IEEE CS Press, 2006, pp. 66-77.
8. A. Mahesri and V. Vardhan, "Power Consumption Breakdown on a Modern Laptop," Proc. Workshop Power-Aware Computer Systems, LNCS 3471, Springer-Verlag, 2005, pp. 165-180.
9. A.B. Brown and M.I. Seltzer, "Operating System Benchmarking in the Wake of lmbench: A Case Study of the Performance of NetBSD on the Intel x86 Architecture," Proc. Int'l Conf. Measurement and Modeling of Computer Systems (SIGMETRICS 97), ACM Press, 1997, pp. 214-224.
10. U.F. Mayer, "Linux/Unix nbench," 2004, http://www.tux.org/∼mayer/linuxbmark.html .
11. R.E. Grant and A. Afsahi, "Power-Performance Efficiency of Asymmetric Multiprocessors for Multi-threaded Scientific Applications," Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS 06), IEEE CS Press, 2006, p. 344.
12. P. Barham et al., "Xen and the Art of Virtualization," Proc. Symp. Operating Systems Principles (SOSP 03), ACM Press, 2003, pp. 164-177.
13. N. Gloy et al., "An Analysis of Dynamic Branch Prediction Schemes on System Workloads," Proc. Int'l Symp. Computer Architecture (ISCA 96), ACM Press, 1996, pp. 12-21.
14. N.L. Binkert et al., "The M5 Simulator: Modeling Networked Systems," IEEE Micro, vol. 26, no. 4, Jul.-Aug. 2006, pp. 52-60.
1. R. Kumar et al., "Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction," Proc. IEEE/ACM Int'l Symp. Microarchitecture (MICRO 03), IEEE CS Press, 2003, pp. 81-92.
2. D. Nellans, R. Balasubramonian, and E. Brunvand, "A Case for Increased Operating System Support in Chip Multi-processors," Proc. IBM Watson Conf. Interaction between Architecture, Circuits, and Compilers (P = ac205), 2005, http://www.cs.utah.edu/∼rajeev/pubs pac205.pdf.
3. B. Wun and P. Crowley, "Network I/O Acceleration in Heterogeneous Multicore Processors," Proc. 14th IEEE Symp. High-Performance Interconnects (HOTI 06), IEEE CS Press, 2006, pp. 9-14.
4. R.E. Grant and A. Afsahi, "Power-Performance Efficiency of Asymmetric Multiprocessors for Multi-threaded Scientific Applications," Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS 06), IEEE CS Press, 2006, p. 344.
5. K. Chakraborty, P.M. Wells, and G.S. Sohi, "Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-Fly," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 06), ACM Press, 2006, pp. 283-292.
6. S. Kumar et al., "Re-architecting VMMs for Multi-core Systems: The Sidecore Approach," Proc. Workshop on Interaction between Operating Systems and Computer Architecture (WIOSCA 07), 2007, http://www.ideal.ece.ufl.edu/workshops/wiosca07 Paper3.pdf.

Index Terms:
operating systems, multiprogramming, multiprocessing, simulation of multiple-processor systems, power management, software engineering
Citation:
Jeffrey C. Mogul, Jayaram Mudigonda, Nathan Binkert, Parthasarathy Ranganathan, Vanish Talwar, "Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems," IEEE Micro, vol. 28, no. 3, pp. 26-41, May-June 2008, doi:10.1109/MM.2008.47
Usage of this product signifies your acceptance of the Terms of Use.