This Article 
 Bibliographic References 
 Add to: 
Challenges and Promising Results in NoC Prototyping Using FPGAs
September/October 2007 (vol. 27 no. 5)
pp. 86-95
Umit Y. Ogras, Carnegie Mellon University
Radu Marculescu, Carnegie Mellon University
Hyung Gyu Lee, Samsung Electronics
Puru Choudhary, Carnegie Mellon University
Diana Marculescu, Carnegie Mellon University
Michael Kaufman, Carnegie Mellon University
Peter Nelson, Carnegie Mellon University
Although a significant amount of theoretical work supports the potential of NoC architectures, such results need to be demonstrated by actual implementations before the NoC paradigm becomes a reality. Besides demonstrating the feasibility of the overall approach, prototyping enables accurate evaluation of power, performance, area, and various design trade-offs. This article presents four NoC prototypes, discusses the challenges associated with their design, and assesses the potential of the NoC approach.

1. G. De Micheli and L. Benini eds. , Networks on Chips: Technology and Tools (Systems on Silicon),, Morgan Kaufmann, 2006.
2. H.G. Lee et al., "On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus and Network-on-Chip Approaches," ACM Trans. Design Automation of Electronic Systems, vol. 12, no. 3, Aug. 2007, pp. 21-40.
3. J. Muttersbach, T. Villager, and W. Fichtner, "Practical Design of Globally Asynchronous Locally Synchronous Systems," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, IEEE CS Press, 2000, pp. 52-59.
4. J. Hu and R. Marculescu, "Energy- and Performance-Aware Mapping for Regular NoC Architectures," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 4, Apr. 2005, pp. 551-562.
5. E. Rijpkema, K. Goossens, and A. Radulescu, "Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip," Proc. Design, Automation and Test in Europe Conf. (DATE 03), IEEE CS Press, 2003, pp. 350-355.
6. U.Y. Ogras et al., "Communication Architecture Optimization: Making the Shortest Path Shorter in Regular Networks-on-Chip," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE CS Press, 2006, pp. 712-717.
7. K. Lee et al., "A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform," Proc. Int'l Solid-State Circuits Conf. (ISSCC 04), IEEE CS Press, 2004, pp. 152-161.
8. S. Vangal et al., "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS," Proc. Int'l Solid-State Circuits Conf. (ISSCC 07), IEEE CS Press, 2007, pp. 98-100.
9. D. Burger et al., "Scaling to the End of Silicon with EDGE Architectures," Computer, vol. 37, no. 7, July 2004, pp. 44-55.
10. M.B. Taylor et al., "The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs," IEEE Micro, vol. 22, no. 2, Mar.-Apr. 2002, pp. 25-35.
11. H.G. Lee et al., "Cycle-Accurate Energy Measurement and Characterization of FPGAs," Analog IC and Signal Processing, vol. 42, no. 3, Mar. 2005, pp. 239-251.
12. U.Y. Ogras et al., "Voltage-Frequency Island Partitioning for GALS-Based Networks-on-Chip," Proc. 44th Design Automation Conf. (DAC 07), ACM Press, 2007, pp. 110-115.

Index Terms:
network on chip, FPGAs, interconnection network, computer system implementation, computer systems organization
Umit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Puru Choudhary, Diana Marculescu, Michael Kaufman, Peter Nelson, "Challenges and Promising Results in NoC Prototyping Using FPGAs," IEEE Micro, vol. 27, no. 5, pp. 86-95, Sept.-Oct. 2007, doi:10.1109/MM.2007.80
Usage of this product signifies your acceptance of the Terms of Use.