This Article 
 Bibliographic References 
 Add to: 
Self-Reconfigurable Embedded Systems on Low-Cost FPGAs
July/August 2007 (vol. 27 no. 4)
pp. 49-57
Ivan Gonzalez, George Washington University
Sergio Lopez-Buedo, Universidad Autonoma de Madrid
Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's versatility. With a simple hardware arrangement, requiring only a few external connections and no additional components, low-cost FPGAs such as Xilinx's Spartan-3 can become self-reconfigurable platforms.

1. R. Lysecky and F. Vahid, "A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning," Proc. Design, Automation and Test in Europe (DATE 05), IEEE CS Press, 2005, pp. 18-23.
2. M. Oullette and D. Connors, "Analysis of Hardware Acceleration in Reconfigurable Embedded Systems," Proc. 12th Reconfigurable Architectures Workshop (RAW 2005), IEEE CS Press, 2005, p. 168a.
3. K. Compton and S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol. 34, no. 2, 2002, pp. 171-210.
4. K. Brunham and W. Kinsner, "Run-Time Reconfiguration: Towards Reducing the Density Requirements of FPGAs," Proc. Canadian Conf. Electrical and Computer Eng. 2001, vol. 2, IEEE Press, 2001, pp. 1259-1264.
5. D. Mattsson and M. Christensson, "Evaluation of Synthesizable CPU Cores," master's thesis Chalmers Univ. of Technology, 2004.
6. "Connecting Customized IP to the MicroBlaze Soft Processor Using the Fast Simplex Link (FSL)," application note 529 Xilinx Inc., 2004.
7. P. Lysaght, "Platform FPGAs," Winning the SoC Revolution, G. Martin, and H. Chang eds. Kluwer, 2003.
8. "Platform Flash In-System Programmable Configuration PROMs," data sheet DS123 Xilinx Inc., 2005.
9. "Modular Design," ISE 6.3 Development System Reference Guide, Xilinx Inc., 2004, pp. 81-118.
10. "Two Flows for Partial Reconfiguration: Module Based or Difference Based," application note 290 Xilinx Inc., 2004.
11. M. Dyer, C. Plessl, and M. Platzner, "Partially Reconfigurable Cores for Xilinx Virtex," LNCS 2438 Springer-Verlag, 2002, pp. 292-301.
12. "Early Access Partial Reconfiguration User Guide," User Guide 208 Xilinx Inc., 2006.
13. "Xilinx Design Language," HTML document provided with ISE tools Xilinx Inc., 2000, paper03.pdf design_resourcesdesign_tool/.
14. J. Daemen and V. Rijmen, The Design of Rijndael, Springer-Verlag, 2002.
15. X. Lai and J. Massey, A Proposal for a New Block Encryption Standard, LNCS 473, Springer-Verlag, 1991, pp. 389-404.
16. B. Schneier, Applied Cryptography, 2nd ed., John Wiley &Sons, 1996.
17. A. Hodjat and I. Verbauwhede, "High-Throughput Programmable Cryptocoprocessor," IEEE Micro, vol. 24, no. 3, May–June 2004, pp. 34-45.
18. C. Devine, Crypto :: Source Code, http://xyssl.orgcode/.
19. R. De Moliner, Implementation of IDEA, idea.V1.2.tar.Z.

Index Terms:
reconfigurable hardware, special-purpose and application-based systems, real-time and embedded systems, algorithms implemented in hardware
Ivan Gonzalez, Estanislao Aguayo, Sergio Lopez-Buedo, "Self-Reconfigurable Embedded Systems on Low-Cost FPGAs," IEEE Micro, vol. 27, no. 4, pp. 49-57, July-Aug. 2007, doi:10.1109/MM.2007.72
Usage of this product signifies your acceptance of the Terms of Use.