
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Benjamin C. Lee, David M. Brooks, "Spatial Sampling and Regression Strategies," IEEE Micro, vol. 27, no. 3, pp. 7493, May/June, 2007.  
BibTex  x  
@article{ 10.1109/MM.2007.61, author = {Benjamin C. Lee and David M. Brooks}, title = {Spatial Sampling and Regression Strategies}, journal ={IEEE Micro}, volume = {27}, number = {3}, issn = {02721732}, year = {2007}, pages = {7493}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2007.61}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  MGZN JO  IEEE Micro TI  Spatial Sampling and Regression Strategies IS  3 SN  02721732 SP74 EP93 EPD  7493 A1  Benjamin C. Lee, A1  David M. Brooks, PY  2007 KW  performance analysis and design aids KW  modeling of computer architecture KW  robust regression KW  mathematics of computing KW  modeling methodologies KW  simulation KW  modeling KW  and visualization VL  27 JA  IEEE Micro ER   
1. J. Wellman and J. Moreno , "Environment for PowerPC Microarchitecture Exploration," IEEE Micro, vol. 19, no. 3, MayJune 1999, pp. 914.
1. J. Wellman and J. Moreno, "Environment for PowerPC Microarchitecture Exploration," IEEE Micro, vol. 19, no. 3, MayJune 1999, pp. 914.
2. D. Brooks et al., "New Methodology for EarlyStage, MicroarchitectureLevel PowerPerformance Analysis of Microprocessors," IBM J. Research and Development, vol. 47, no. 5 and 6, Oct.Nov. 2003, pp. 653670.
2. D. Brooks et al., "New Methodology for EarlyStage, MicroarchitectureLevel PowerPerformance Analysis of Microprocessors," IBM J. Research and Development, vol. 47, no. 5 and 6, Oct.Nov. 2003, pp. 653670.
3. V. Zyuban et al., "Integrated Analysis of Power and Performance for Pipelined Microprocessors," IEEE Trans. Computers, vol. 53, no. 8, Aug. 2004, pp. 10041016.
3. V. Zyuban et al., "Integrated Analysis of Power and Performance for Pipelined Microprocessors," IEEE Trans. Computers, vol. 53, no. 8, Aug. 2004, pp. 10041016.
4. V. Zyuban , "Inherently LowerPower HighPerformance Superscalar Architectures," doctoral dissertation Dept. of Computer Science and Engineering, University of Notre Dame, 2000.
4. V. Zyuban, "Inherently LowerPower HighPerformance Superscalar Architectures," doctoral dissertation Dept. of Computer Science and Engineering, University of Notre Dame, 2000.
5. P. Shivakumar and N. Jouppi , An Integrated Cache Timing, Power, and Area Model, tech. report 2001/2 Compaq Computer Corp., 2001.
5. P. Shivakumar and N. Jouppi, An Integrated Cache Timing, Power, and Area Model, tech. report 2001/2 Compaq Computer Corp., 2001.
6. V. Iyengar , L. Trevillyan , and P. Bose , "Representative Traces for Processor Models with Infinite Cache," Proc. Int'l Symp. HighPerformance Computer Architecture (HPCA 96), IEEE CS Press, 1996, pp. 6273.
6. V. Iyengar, L. Trevillyan, and P. Bose, "Representative Traces for Processor Models with Infinite Cache," Proc. Int'l Symp. HighPerformance Computer Architecture(HPCA 96), IEEE CS Press, 1996, pp. 6273.
7. A. Phansalkar et al., "Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites," Proc. Int'l Symp. Performance Analysis of Systems and Software (ISPASS 05), IEEE Press, 2005, pp. 1020.
7. A. Phansalkar et al., "Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites," Proc. Int'l Symp. Performance Analysis of Systems and Software(ISPASS 05), IEEE Press, 2005, pp. 1020.
8. L. Eeckhout et al., "Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox," IEEE Micro, vol. 23, no. 5, Sept.Oct. 2003, pp. 2638.
8. L. Eeckhout et al., "Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox," IEEE Micro, vol. 23, no. 5, Sept.Oct. 2003, pp. 2638.
9. S. Nussbaum and J. Smith , "Modeling Superscalar Processors via Statistical Simulation," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 01), IEEE CS Press, 2001, pp. 1524.
9. S. Nussbaum and J. Smith, "Modeling Superscalar Processors via Statistical Simulation," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques(PACT 01), IEEE CS Press, 2001, pp. 1524.
10. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 02), ACM Press, 2002, pp. 4557.
10. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems(ASPLOS 02), ACM Press, 2002, pp. 4557.
11. R.E. Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," Proc. Int'l Symp. Computer Architecture (ISCA, 03), IEEE CS Press, 2003, pp. 8497.
11. R.E. Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," Proc. Int'l Symp. Computer Architecture(ISCA, 03), IEEE CS Press, 2003, pp. 8497.
12. B. Lee and D. Brooks , "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 185194.
12. B. Lee and D. Brooks, "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 185194.
13. E. Ipek et al., "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 195206.
13. E. Ipek et al., "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 195206.
14. P. Joseph , K. Vaswani , and M.J. Thazhuthaveetil , "A Predictive Performance Model for Superscalar Processors," Proc. Int'l Symp. Microarchitecture (MICRO 06), IEEE CS Press, 2006, pp. 161170.
14. P. Joseph, K. Vaswani, and M.J. Thazhuthaveetil, "A Predictive Performance Model for Superscalar Processors," Proc. Int'l Symp. Microarchitecture(MICRO 06), IEEE CS Press, 2006, pp. 161170.
15. F. Harrell , Regression Modeling Strategies, Springer, 2001.
15. F. Harrell, Regression Modeling Strategies, Springer, 2001.
16. C. Stone and C. Koo , "Additive Splines in Statistics," Proc. Statistical Computing Section, ASA, American Statistics Assoc., 1985, pp. 4548.
16. C. Stone and C. Koo, "Additive Splines in Statistics," Proc. Statistical Computing Section, ASA, American Statistics Assoc., 1985, pp. 4548.
17. B. Lee and D. Brooks , "Illustrative Design Space Studies with Microarchitectural Regression Models," Proc. Int'l Symp. High Performance Computer Architecture (HPCA 07), IEEE Press, 2007, pp. 340351.
17. B. Lee and D. Brooks, "Illustrative Design Space Studies with Microarchitectural Regression Models," Proc. Int'l Symp. High Performance Computer Architecture(HPCA 07), IEEE Press, 2007, pp. 340351.
18. S. Eyerman , L. Eeckhout , and K.D. Bosschere , "Efficient Design Space Exploration of High Performance Embedded OutofOrder Processors," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE CS Press, 2006, pp. 351356.
18. S. Eyerman, L. Eeckhout, and K.D. Bosschere, "Efficient Design Space Exploration of High Performance Embedded OutofOrder Processors," Proc. Design, Automation and Test in Europe Conf.(DATE 06), IEEE CS Press, 2006, pp. 351356.