The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2007 vol.27)
pp: 84-93
Stijn Eyerman , Ghent University
Lieven Eeckhout , Ghent University
Tejas Karkhanis , Advanced Micro Devices
James E. Smith , University of Wisconsin-Madison
ABSTRACT
Software developers can gain insight into software-hardware interactions by decomposing processor performance into individual cycles-per-instruction components that differentiate cycles consumed in active computation from those spent handling various miss events. Constructing accurate CPI components for out-of-order superscalar processors is complicated, however, because computation and miss event handling overlap. The authors' counter architecture, using an analytical superscalar performance model, handles overlap effects more accurately than existing methods.
INDEX TERMS
experimentation, measurement, performance, modeling techniques, hardware performance counter architecture, superscalar processor performance modeling
CITATION
Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, James E. Smith, "A Top-Down Approach to Architecting CPI Component Performance Counters", IEEE Micro, vol.27, no. 1, pp. 84-93, January/February 2007, doi:10.1109/MM.2007.3
13 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool