The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2007 vol.27)
pp: 67-76
Brian D. Carlstrom , Stanford University
JaeWoong Chung , Stanford University
Chi Cao Minh , Stanford University
Hassan Chafi , Stanford University
Christos Kozyrakis , Stanford University
Kunle Olukotun , Stanford University
ABSTRACT
This comprehensive architecture supports nested transactions, transaction handling, and two-phase commit. The result is a seamless integration of transactional memory with modern programming languages and runtime environments.
INDEX TERMS
hardware/software interfaces, parallel architectures, transactional memory
CITATION
Brian D. Carlstrom, JaeWoong Chung, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, Kunle Olukotun, "Transactional Memory: The Hardware-Software Interface", IEEE Micro, vol.27, no. 1, pp. 67-76, January/February 2007, doi:10.1109/MM.2007.26
30 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool