This Article 
 Bibliographic References 
 Add to: 
Patching Processor Design Errors with Programmable Hardware
January/February 2007 (vol. 27 no. 1)
pp. 12-25
Smruti Sarangi, University of Illinois, Urbana-Champaign
Satish Narayanasamy, University of California, San Diego
Bruce Carneal, University of California, San Diego
Abhishek Tiwari, University of Illinois, Urbana-Champaign
Brad Calder, University of California, San Diego, and Microsoft
Josep Torrellas, University of Illinois, Urbana-Champaign
Equipping processors with programmable hardware to patch design errors lets manufacturers release regular hardware patches, avoiding costly chip recalls and potentially speeding time to market. For each error detected, the manufacturer creates a fingerprint, which the customer uses to program the hardware. The hardware watches for error conditions; when they arise, it takes action to avoid the error.
Index Terms:
hardware errors, microarchitecture for fault-tolerance, design defects in real processors, processor errata analysis
Smruti Sarangi, Satish Narayanasamy, Bruce Carneal, Abhishek Tiwari, Brad Calder, Josep Torrellas, "Patching Processor Design Errors with Programmable Hardware," IEEE Micro, vol. 27, no. 1, pp. 12-25, Jan.-Feb. 2007, doi:10.1109/MM.2007.19
Usage of this product signifies your acceptance of the Terms of Use.