The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.06 - November/December (2005 vol.25)
pp: 71-78
Daniel Stasiak , STG at IBM in Austin, Texas
Rajat Chaudhry , STG at IBM in Austin, Texas
Dennis Cox , STG at IBM in Rochester, Minnesota
Stephen Posluszny , STG at IBM in Austin, Texas
Jim Warnock , STG at IBM in Yorktown Height, New York
Steve Weitzel , STG at IBM in Austin, Texas
Dieter Wendel , STG at IBM in Boeblingen, Germany
Michael Wang , STG at IBM in Austin, Texas
ABSTRACT
Power consumption is one of the major challenges in VLSI Design. Power constrained designs must attack power reduction with many techniques and need tools to accurately predict the power consumption to provide designers feedback on the efficiency of the power management logic. This paper presents the reduction techniques used, the methodology behind cycle accurate power estimation, and hardware measurements vs. power estimates correlation on the first generation CELL Processor.
INDEX TERMS
Cell processor, low power consumption, VLSI, design methodology
CITATION
Daniel Stasiak, Rajat Chaudhry, Dennis Cox, Stephen Posluszny, Jim Warnock, Steve Weitzel, Dieter Wendel, Michael Wang, "Cell Processor Low-Power Design Methodology", IEEE Micro, vol.25, no. 6, pp. 71-78, November/December 2005, doi:10.1109/MM.2005.107
24 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool