The Community for Technology Leaders
RSS Icon
Issue No.06 - November/December (2005 vol.25)
pp: 60-70
Edwin J. Tan , University of Rochester
M. Wasiur Rashid , University of Rochester
David H. Albonesi , Cornell University
As device dimensions continue to be scaled, microprocessors are becoming increasingly vulnerable to environmental disturbances such as a cosmic particle strike, which can cause transient errors. Thus, redundancy becomes more imperative to prevent operational failure due to these errors. Exploiting the natural structural redundancy of multi-core architectures to execute multiple copies of the same program is an effective approach and incurs very little design complexity. Unfortunately, existing Redundant Multi-Threading (RMT) approaches incur high power overhead, a significant disadvantage in an era when power is arguably the most important limiting factor in microprocessors.<p>In this paper, an RMT microarchitecture that significantly reduces this power overhead without impacting performance is presented. The approach exploits the fact that when the verification is parallelized and run on multiple cores, each can run much slower and therefore in a much more energy-efficient configuration, for example through voltage scaling. The design uses a novel approach to buffer a large amount of unverified stores and yet allow fast searching to enforce dependences. This in turn allows the computation thread to run far ahead of the verification ones to create enough of a workload for efficient parallelization.</p>
Fault-tolerance, low-power design
Edwin J. Tan, M. Wasiur Rashid, David H. Albonesi, "Power-Efficient Error Tolerance in Chip Multiprocessors", IEEE Micro, vol.25, no. 6, pp. 60-70, November/December 2005, doi:10.1109/MM.2005.118
29 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool