Issue No.01 - January/February (2005 vol.25)
Avinash Karanth Kodi , University of Arizona
Ahmed Louri , University of Arizona
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2005.7
The architecture proposed here reduces remote memory access latency by increasing connectivity and maximizing channel availability for remote communication. It also provides efficient and fast unicast, multicast, and broadcast capabilities, using a combination of aggressively designed multiplexing techniques. Simulations show that this architecture provides excellent interconnect support for a highly scalable, high-bandwidth, low-latency network.
Avinash Karanth Kodi, Ahmed Louri, "Design of a High-Speed Optical Interconnect for Scalable Shared-Memory Multiprocessors", IEEE Micro, vol.25, no. 1, pp. 41-49, January/February 2005, doi:10.1109/MM.2005.7