This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation
November/December 2004 (vol. 24 no. 6)
pp. 10-20
Dan Ernst, University of Michigan
Shidhartha Das, University of Michigan
Seokwoo Lee, University of Michigan
David Blaauw, University of Michigan
Todd Austin, University of Michigan
Trevor Mudge, University of Michigan
Nam Sung Kim, Intel Corp.
Kriszti? Flautner, ARM Limited
Dynamic voltage scaling is one of the more effective and widely used methods for power-aware computing. Here is a dvs approach that uses dynamic detection and correction of circuit timing errors to tune processor supply voltage and eliminate the need for voltage margins.
Citation:
Dan Ernst, Shidhartha Das, Seokwoo Lee, David Blaauw, Todd Austin, Trevor Mudge, Nam Sung Kim, Kriszti? Flautner, "Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation," IEEE Micro, vol. 24, no. 6, pp. 10-20, Nov.-Dec. 2004, doi:10.1109/MM.2004.85
Usage of this product signifies your acceptance of the Terms of Use.