This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1
July/August 2004 (vol. 24 no. 4)
pp. 33-41
Taeweon Suh, Georgia Institute of Technology
Hsien-Hsin S. Lee, Georgia Institute of Technology
Douglas M. Blough, Georgia Institute of Technology
This systematic methodology maintains cache coherency in a heterogeneous shared-memory multiprocessor system on a chip. It works with any combination of processors that support any invalidation-based protocol, and experiments have demonstrated up to a 51 percent performance improvement, compared to a pure software solution.
Citation:
Taeweon Suh, Hsien-Hsin S. Lee, Douglas M. Blough, "Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1," IEEE Micro, vol. 24, no. 4, pp. 33-41, July-Aug. 2004, doi:10.1109/MM.2004.33
Usage of this product signifies your acceptance of the Terms of Use.