This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors
May/June 2004 (vol. 24 no. 3)
pp. 10-20
ASCII Text
x 
 
Michael L. Chu, Kevin C. Fan, Rajiv A. Ravindran, Scott A. Mahlke, "Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors," IEEE Micro, vol. 24, no. 3, pp. 10-20, May/June, 2004.
 
 
BibTex
x
 
@article{ 10.1109/MM.2004.7,
author = {Michael L. Chu and Kevin C. Fan and Rajiv A. Ravindran and Scott A. Mahlke},
title = {Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors},
journal ={IEEE Micro},
volume = {24},
number = {3},
issn = {0272-1732},
year = {2004},
pages = {10-20},
doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2004.7},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - MGZN
JO - IEEE Micro
TI - Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors
IS - 3
SN - 0272-1732
SP10
EP20
EPD - 10-20
A1 - Michael L. Chu,
A1 - Kevin C. Fan,
A1 - Rajiv A. Ravindran,
A1 - Scott A. Mahlke,
PY - 2004
VL - 24
JA - IEEE Micro
ER -
 
Michael L. Chu, University of Michigan, Ann Arbor
Kevin C. Fan, University of Michigan, Ann Arbor
Rajiv A. Ravindran, University of Michigan, Ann Arbor
Scott A. Mahlke, University of Michigan, Ann Arbor
This hierarchical system automatically designs highly customized multicluster processors. In the first of two tightly coupled components, design space exploration heuristically searches the basic capabilities that define the processor's overall parallelism. In the second, a hardware compiler determines the detailed architecture configuration that realizes the parallelism.
Citation:
Michael L. Chu, Kevin C. Fan, Rajiv A. Ravindran, Scott A. Mahlke, "Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors," IEEE Micro, vol. 24, no. 3, pp. 10-20, May-June 2004, doi:10.1109/MM.2004.7
Usage of this product signifies your acceptance of the Terms of Use.