Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches

Changkyu Kim; Doug Burger; Stephen W. Keckler

doi:10.1109/MM.2003.1261393

Micro
2003
Issue No. 6 - November/December
Abstract - Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/EndNote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Changkyu Kim Articles by Doug Burger Articles by Stephen W. Keckler

Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches

November/December 2003 (vol. 23 no. 6)

pp. 99-107

	ASCII Text	x
	Changkyu Kim, Doug Burger, Stephen W. Keckler, "Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches," IEEE Micro, vol. 23, no. 6, pp. 99-107, November/December, 2003.

	BibTex	x
	@article{ 10.1109/MM.2003.1261393, author = {Changkyu Kim and Doug Burger and Stephen W. Keckler}, title = {Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches}, journal ={IEEE Micro}, volume = {23}, number = {6}, issn = {0272-1732}, year = {2003}, pages = {99-107}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2003.1261393}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches IS - 6 SN - 0272-1732 SP99 EP107 EPD - 99-107 A1 - Changkyu Kim, A1 - Doug Burger, A1 - Stephen W. Keckler, PY - 2003 VL - 23 JA - IEEE Micro ER -

Changkyu Kim, The University of Texas at Austin

Doug Burger, The University of Texas at Austin

Stephen W. Keckler, The University of Texas at Austin

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2003.1261393

Nonuniform cache access designs solve the on-chip wire delay problem for future large integrated caches. By embedding a network in the cache, NUCA designs let data migrate within the cache, clustering the working set nearest the processor.

Citation:

Changkyu Kim, Doug Burger, Stephen W. Keckler, "Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches," IEEE Micro, vol. 23, no. 6, pp. 99-107, Nov.-Dec. 2003, doi:10.1109/MM.2003.1261393

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.