This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches
November/December 2003 (vol. 23 no. 6)
pp. 99-107
Changkyu Kim, The University of Texas at Austin
Doug Burger, The University of Texas at Austin
Stephen W. Keckler, The University of Texas at Austin

Nonuniform cache access designs solve the on-chip wire delay problem for future large integrated caches. By embedding a network in the cache, NUCA designs let data migrate within the cache, clustering the working set nearest the processor.

Citation:
Changkyu Kim, Doug Burger, Stephen W. Keckler, "Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches," IEEE Micro, vol. 23, no. 6, pp. 99-107, Nov.-Dec. 2003, doi:10.1109/MM.2003.1261393
Usage of this product signifies your acceptance of the Terms of Use.