The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - September/October (2002 vol.22)
pp: 82-92
ABSTRACT
<p>Parallel testing of cores can reduce soc test times, but the finite number of chip I/Os limits such parallelism. Space and time compaction can maximize parallelism by minimizing the required test bandwidth at the core outputs.</p>
CITATION
Ozgur Sinanoglu, Alex Orailoglu, "Efficient Construction of Aliasing-Free Compaction Circuitry", IEEE Micro, vol.22, no. 5, pp. 82-92, September/October 2002, doi:10.1109/MM.2002.1044302
44 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool