The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - July/August (2001 vol.21)
pp: 22-32
ABSTRACT
Cached DRAM adds a small cache onto a DRAM chip to reduce average DRAM access latency. The authors compare cached DRAM with other advanced dram techniques for reducing memory access latency in instruction-level-parallelism processors.
CITATION
Zhao Zhang, Zhichun Zhu, Xiaodong Zhang, "Cached DRAM for ILP Processor Memory Access Latency Reduction", IEEE Micro, vol.21, no. 4, pp. 22-32, July/August 2001, doi:10.1109/40.946676
33 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool