This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The MAJC Architecture: A Synthesis of Parallelism and Scalability
November/December 2000 (vol. 20 no. 6)
pp. 12-25
ASCII Text
x 
 
Marc Tremblay, Jeffrey Chan, Shailender Chaudhry, Andrew W. Conigliaro, Shing Sheung Tse, "The MAJC Architecture: A Synthesis of Parallelism and Scalability," IEEE Micro, vol. 20, no. 6, pp. 12-25, November/December, 2000.
 
 
BibTex
x
 
@article{ 10.1109/40.888700,
author = {Marc Tremblay and Jeffrey Chan and Shailender Chaudhry and Andrew W. Conigliaro and Shing Sheung Tse},
title = {The MAJC Architecture: A Synthesis of Parallelism and Scalability},
journal ={IEEE Micro},
volume = {20},
number = {6},
issn = {0272-1732},
year = {2000},
pages = {12-25},
doi = {http://doi.ieeecomputersociety.org/10.1109/40.888700},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - MGZN
JO - IEEE Micro
TI - The MAJC Architecture: A Synthesis of Parallelism and Scalability
IS - 6
SN - 0272-1732
SP12
EP25
EPD - 12-25
A1 - Marc Tremblay,
A1 - Jeffrey Chan,
A1 - Shailender Chaudhry,
A1 - Andrew W. Conigliaro,
A1 - Shing Sheung Tse,
PY - 2000
VL - 20
JA - IEEE Micro
ER -
 
The MAJC(tm) microprocessor architecture was developed by Sun Microsystems to address the extreme computation requirements needed by the emerging world of broadband services. Application performance is reached by exploiting parallelism at multiple levels. First and foremost, the architecture is inherently multithreaded. The ISA supports vertical multithreading, speculative multithreading and chip multiprocessors. Secondly, the MAJC VLIW architecture is capable of advanced speculation and predication. Finally, the architecture is heavily SIMD and treats all data types similarly (unified register file, unified execution resources, etc.).
Citation:
Marc Tremblay, Jeffrey Chan, Shailender Chaudhry, Andrew W. Conigliaro, Shing Sheung Tse, "The MAJC Architecture: A Synthesis of Parallelism and Scalability," IEEE Micro, vol. 20, no. 6, pp. 12-25, Nov.-Dec. 2000, doi:10.1109/40.888700
Usage of this product signifies your acceptance of the Terms of Use.