The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - July/August (1999 vol.19)
pp: 11-22
ABSTRACT
Deep-submicron technology allows billions of transistors on a single die, potentially running at GHz frequencies. Such robust technology leads to at least two separate processor optimization paradigms: server processors and client processors. High-end server processors will continue to evolve from current architectural trends. They will make gains in performance with significant increases in complexity. Performance is expected to improve marginally from increased ILP and, more significantly, from reduced cycle time but at the expense of power. On the other hand, commodity system-on-chip client processors will focus on functionality, power dissipation, cost, and other system-related issues. Both processor paradigms are expected to pay increased attention to reliability and overall computational integrity. Successful implementations depend on the processor architect's ability to foresee technology trends and understand the changing design trade-offs for their specific applications.
CITATION
Michael J. Flynn, Patrick Hung, Kevin W. Rudd, "Deep-Submicron Microprocessor Design Issues", IEEE Micro, vol.19, no. 4, pp. 11-22, July/August 1999, doi:10.1109/40.782563
REFERENCES
1. The National Technology Roadmap for Semiconductors, tech. report, Semiconductor Industry Assn., San Jose, Calif., 1994 and 1997 (updated).
2. H.B. Bakoglu, Circuit, Interconnections, and Packaging for VLSI, Addison-Wesley, Reading, Mass., 1990.
3. J.D. Ullman, Computational Aspects of VLSI, Computer Science Press, Rockville, Md., 1984.
4. S.H. Unger, Asynchronous Sequential Switching Circuits.New York: Wiley-Interscience, 1969.
5. D. Harris, Skew-Tolerant Circuit Design, PhD thesis, Stanford Univ., Stanford, Calif., 1999.
6. L. Cotton, "Maximum Rate Pipelined Systems," Proc. AFIPS Spring Joint Computer Conf., 1969, pp. 581-586.
7. K. Nowka, High Performance CMOS System Design Using Wave Pipelining, PhD thesis, Stanford Univ., Dept. Electrical Eng., 1995.
8. F. Klass, M. Flynn, and A.J. van de Goor, "Fast Multiplication in VLSI Using Wave Pipelining," J. VLSI Signal Processing, Vol. 7, No. 3, May 1994, pp. 233-248.
9. K.W. Rudd, VLIW Processors: Efficiently Exploiting Instruction-level Parallelism, PhD thesis, Stanford Univ., Dept. Electrical Eng., 1999.
10. P.K. Dubey and M.J. Flynn, "Optimal Pipelining," J. Parallel and Distributed Computing, Vol. 8, No. 1, Jan. 1990, pp. 10-19.
11. P. Hung and M.J. Flynn, Optimum ILP for Superscalar and VLIW Processors, Tech. Report CSL-TR-99-783, Stanford Univ., Dept. Electrical Eng., 1999.
12. J.E. Bennett, Latency Tolerant Architectures, PhD thesis, Computer Science Dept., Stanford University, Stanford, Calif., 1998.
13. W.A. Wulf and S.A. McKee, "Hitting the Memory Wall: Implications of the Obvious," Computer Architecture News, Vol. 23, No. 1, Mar. 1995, pp. 20-24.
14. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-Power CMOS Digital Design," IEEE J. Solid-State Circuits, Apr. 1992, pp. 473-484.
15. K. Chen et al., "Predicting CMOS Speed with Gate Oxide and Voltage Scaling and Interconnect Loading Effects," IEEE Trans. Electron Devices, Vol. 44, No. 11, Nov. 1997, pp. 1,951-1,957.
16. M. Godfrey, "CMOS Device Modeling for Subthreshold Circuits," IEEE Trans. Circuits and Systems, Vol. 39, No. 2, Aug. 1992, pp. 532-539.
17. M.J. Flynn, Computer Architecture Pipelined and Parallel Processor Design, Jones and Bartlett Publishers, Boston, 1995.
18. G.W. McFarland, CMOS Technology Scaling and Its Impact on Cache Delay, PhD thesis, Stanford Univ., Dept. Electrical Eng., 1997.
19. S. Fu, Cost Performance Optimization of Microprocessor, PhD thesis, Stanford Univ., Dept. Electrical Eng., 1999.
30 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool