The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - May/June (1999 vol.19)
pp: 73-85
ABSTRACT
Architecting and designing a high performance micro-processor requires many decisions and tradeoffs. This article presents some of the most interesting architecture decisions and design challenges encountered in designing the UltraSPARC-III microprocessor. The UltraSPARC line of microprocessors powers the entire family of Sun Microsystems computer systems, from desktop workstations to large mission critical servers. As the name implies, UltraSPARC-III is the third generation micro-processor of the SPARC Version 9 (V9) architecture (1). The V9 architecture was defined as a 64 bit extension to the original 32 bit SPARC architecture which traces it's roots to the Berkley RISC-I processor.
CITATION
Tim Horel, Gary Lauterbach, "UltraSPARC-III: Designing Third-Generation 64-Bit Performance", IEEE Micro, vol.19, no. 3, pp. 73-85, May/June 1999, doi:10.1109/40.768506
REFERENCES
1. D.L. Weaver and T. Germond, The Sparc Architecture Manual, Version 9, Prentice Hall, Englewood Cliffs, N.J., 1994.
2. N. Wilhelm, "Why Wire Delays Will No Longer Scale for VLSI Chips," Tech. Report TR-95-44, Sun Laboratories, Mountain View, Calif., 1995.
3. K.J. Nowka and M.J. Flynn, Wave Pipelining of High-Performance CMOS Static RAM, Tech. Report CSL-TR-94-615, Stanford University, Stanford, Calif., 1994.
4. S. Pan, K. So, and J. Rahmeh, “Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation,” Proc. Fifth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 76-84, Oct. 1992.
5. J.E. Smith and A. Pleszkun, "Implementation of Precise Interrupts in Pipelined Processors," Proc. 12th Ann. Int'l Symp. Computer Architecture,Boston, June 1985.
6. R. Heald et al., "64-KByte Sum-Addressed-Memory Cache with 1.6-ns Cycle and 2.6ns Latency," IEEE J. Solid-State Circuits, Nov. 1998, pp. 1,682-1,689.
7. N.P. Jouppi, “Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers,” Proc. 17th Int'l Symp. Computer Architecture, pp. 364-373, May 1990.
8. J.-L. Baer and T.-F. Chen, "An Effective On-Chip Preloading Scheme To Reduce Data Access Penalty," Proc. Supercomputing '91, pp. 176-186, 1991,.
9. N.P. Jouppi, "Cache Write Policies and Performance," Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 191-201, May 1993.
10. F. Klass, "A Non-Blocking Multiple-Phase Clocking Scheme for Dynamic Logic," IEEE Int'l Workshop on Clock Distribution Networks Design, Synthesis, and Analysis, IEEE Press, Piscataway, N.J., 1997.
11. F. Klass, "Semi-dynamic and Dynamic Flip-flops with Embedded Logic," Digest of Tech. Papers, 1998 Symp. VLSI Circuits, IEEE Press, 1998, pp. 108-109.
23 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool