This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Environment for PowerPC Microarchitecture Exploration
May/June 1999 (vol. 19 no. 3)
pp. 15-25
In this article, we describe a workload-driven simulation environment for PowerPC processor microarchitecture performance exploration. This environment is characterized by its flexibility and generality, a faster simulation speed than other similar environments, a realistic representation of microarchitecture features, and confidence in its predictions arising from a systematic performance validation process. We summarize the salient properties of the environment, and give brief examples of its usage and results. Further information about the environment and explorations performed with it are reported elsewhere.

1. D. Burger and T.M. Austin, The SimpleScalar Tool Set, Version 2, Tech. Report No. 1342, Computer Sciences Dept. Univ. of Wisconsin, Madison, June 1997.
2. T.A. Diep and J.P. Shen, "VMW: A Visualization Based Microarchitecture Workbench," Computer, Dec. 1995, pp. 57-64.
3. M. Reilly and J. Edmondson, "Performance Simulation of an Alpha Microprocessor," Computer, May 1998, pp. 50-58.
4. B. Cmelik and D. Keppel, "Shade: A Fast Instruction-Set Simulator for Execution Profiling," Fast Simulation of Computer Architectures, T. Conte and C. Gimarc, eds., Kluwer Academic, Norwell, Mass., 1995.
5. P. Bose et al., "Bounds-Based Loop Performance Analysis: Application to Validation and Tuning," Proc. IEEE Int'l Performance, Computing, and Communication Conf., IEEE Press, Piscataway, N.J., Feb. 1998, pp. 178-184.
6. B. Black and JP. Shen, "Calibration of Microprocessor Performance Models," Computer, May 1998, pp. 59-65.
7. P.G. Emma, "Understanding Some Simple Processor-Performance Limits," IBM J. Research and Development, May 1997, pp. 215-232; see also P.G. Emma et al., Components of Uniprocessor Performance, Research Report RC 12203, IBM, Yorktown Heights, N.Y., Oct. 3, 1986.
1. M. Moudgill, "An Overview of the LeProf Profiling Tool," Research Report RC21169, IBM T.J. Watson Research Center, Yorktown Heights, N.Y., Apr. 1998.
2. P. Bose, "Performance Test Case Generation for Microprocessors," Proc. 16th VLSI Test Symp., IEEE Computer Soc., Los Alamitos, Calif., Apr. 1998, pp. 54-59.
3. P. Bose et al., "Bounds-Based Loop Performance Analysis: Application to Validation and Tuning," Proc. IEEE Int'l Performance, Computing, and Communication Conf., IEEE Press, Piscataway, N.J., Feb. 1998, pp. 178-184.

Citation:
Mayan Moudgill, John-David Wellman, Jaime H. Moreno, "Environment for PowerPC Microarchitecture Exploration," IEEE Micro, vol. 19, no. 3, pp. 15-25, May-June 1999, doi:10.1109/40.768496
Usage of this product signifies your acceptance of the Terms of Use.