This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Transmitter Equalization for 4-GBPS Signaling
January/February 1997 (vol. 17 no. 1)
pp. 48-56
To operate a serial channel over copper wires at 4 Gb/s, we incorporate an 4-GHz FIR equalizing filter into a differential transmitter. The equalizer cancels the frequency-dependent attenuation caused by the skin-effect resistance of copper wire, giving a frequency response that is flat to within 5% over the band from 200 MHz to 2 GHz even over wires with 6 dB of high-frequency attenuation. All but the last stage of the transmitter operates at 400 MHz. The transmitter output stage uses a stable, 10-phase, 400-MHz clock to sequence an array of drivers that implement the FIR filter. We introduce the concept of digital-signal equalization, describe the system design, and circuit design of our equalizing transmitter, and present simulation results from a 4-Gb/s 0.5-mm CMOS transmitter.
Index Terms:
Interconnects, transmission equalization, digital-signal equalization, circuit design
Citation:
William J. Dally, John Poulton, "Transmitter Equalization for 4-GBPS Signaling," IEEE Micro, vol. 17, no. 1, pp. 48-56, Jan.-Feb. 1997, doi:10.1109/40.566199
Usage of this product signifies your acceptance of the Terms of Use.