This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Predicting and Precluding Problems with Memory Latency
August 1994 (vol. 14 no. 4)
pp. 59-67

By examining the rate at which successive generations of processor and DRAM cycle times have been diverging over time, we can track the latency problem of computer memory systems. Our research survey starts with the fundamentals of single-level caches and moves to the need for multilevel cache hierarchies. We look at some of the current techniques for boosting cache performance, especially compiler-based methods for code restructuring and instruction and data prefetching. These two areas will likely yield improvements for a much larger domain of applications in the future.

Citation:
Keith Boland, Apostolos Dollas, "Predicting and Precluding Problems with Memory Latency," IEEE Micro, vol. 14, no. 4, pp. 59-67, Aug. 1994, doi:10.1109/40.296166
Usage of this product signifies your acceptance of the Terms of Use.