The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - August (1994 vol.14)
pp: 59-67
ABSTRACT
<p>By examining the rate at which successive generations of processor and DRAM cycle times have been diverging over time, we can track the latency problem of computer memory systems. Our research survey starts with the fundamentals of single-level caches and moves to the need for multilevel cache hierarchies. We look at some of the current techniques for boosting cache performance, especially compiler-based methods for code restructuring and instruction and data prefetching. These two areas will likely yield improvements for a much larger domain of applications in the future.</p>
CITATION
Keith Boland, Apostolos Dollas, "Predicting and Precluding Problems with Memory Latency", IEEE Micro, vol.14, no. 4, pp. 59-67, August 1994, doi:10.1109/40.296166
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool