This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The μVP 64-Bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation
September/October 1993 (vol. 13 no. 5)
pp. 24-36

The architecture and design of the μVP, a single-chip vector coprocessor developed to meet the needs of high-performance processors, are described. The μVP is a supercomputer component implemented on a single large-scale-integrated (LSI) CMOS chip. With 206 MFLOPS single-precision and 106-MFLOPS double-precision performance at 50 MHz, the μVP offers a rate almost equivalent to that typical minisupercomputers.

Citation:
Makoto Awaga, Hiromasa Takahashi, "The μVP 64-Bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation," IEEE Micro, vol. 13, no. 5, pp. 24-36, Sept.-Oct. 1993, doi:10.1109/40.237999
Usage of this product signifies your acceptance of the Terms of Use.