This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
How RISCy is DSP?
November/December 1992 (vol. 12 no. 6)
pp. 10-23

The characteristics of benchmark digital signal processing (DSP) algorithms are examined. These characteristics are used to suggest the features of an ideal DSP architecture, which is compared to current DSP and reduced instruction set computer (RISC) architectures. Timing comparisons taken from data books and research show that several on-the-market RISCs have a DSP performance close to or better than some DSP chips. Analysis of these DSP and RISC architectures leads to the suggestion of an ideal low-cost RISC DSP chip.

Citation:
Michael R. Smith, "How RISCy is DSP?," IEEE Micro, vol. 12, no. 6, pp. 10-23, Nov.-Dec. 1992, doi:10.1109/40.180242
Usage of this product signifies your acceptance of the Terms of Use.