This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels
July/August 1991 (vol. 11 no. 4)
pp. 16-19, 50-61

The status of two projects that entail the development of a reconfigurable parallel processor system with 128 Sparc microprocessors and a superscalar processor with four operations proceeding in parallel is discussed. The design principles, system configuration, processing element, network architecture, and memory architecture of the reconfigurable processors (called KRPP) are described. The operating system for KRPP is discussed. The architecture for the superscalar (called a dynamically hazard-resolved, statically code-scheduled, nonuniform superscalar) is presented.

Citation:
Akira Fukuda, Kazuaki Murakami, Shinji Tomita, "Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels," IEEE Micro, vol. 11, no. 4, pp. 16-19, 50-61, July-Aug. 1991, doi:10.1109/40.85721
Usage of this product signifies your acceptance of the Terms of Use.