This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
iWarp: A 100-MOPS, LIW Microprocessor for Multicomputers
May/June 1991 (vol. 11 no. 3)
pp. 26-29, 81-87

An architecture that efficiently supports both message-passing and systolic communications in one system is presented. This architecture incorporates a variety of innovative features unifying both computational power and communications flexibility in one VLSI component, the iWarp microprocessor. The message-based communication model is discussed, and an overview of the architecture is given. Two principle iWarp components, called the communication agent and the computation agent, and the register file they share are described. The efficiencies of word-level communication are examined. The software development environment is also described.

Citation:
Craig Peterson, James Sutton, Paul Wiley, "iWarp: A 100-MOPS, LIW Microprocessor for Multicomputers," IEEE Micro, vol. 11, no. 3, pp. 26-29, 81-87, May-June 1991, doi:10.1109/40.87568
Usage of this product signifies your acceptance of the Terms of Use.