The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - March/April (1991 vol.11)
pp: 16-19, 40-52
ABSTRACT
<p>The implementation of a coherence protocol and the cache-memory architecture for a Clipper-based multiprocessor prototype is described. The Clipper was chosen for its high-performance features: fast clock speed, internal caches, internal dual buses, sophisticated pipelining system, and integrated execution units. Previous experience in which a common bus caused the main performance bottleneck motivated the use of a private cache for each processor. The coherence protocol, called reduced state transitions (RST), is a modification of the Dragon protocol. In particular, the high performance of RST results from sophisticated architectural solutions, such as the use of buffers and overlapping a processor operation and a bus transaction. Additional performance improvement stems from the balance between several cache factors and careful tuning obtained by means of a simulation phase.</p>
CITATION
Cosimo A. Prete, "RST Cache Memory Design for a Highly Coupled Multiprocessor System", IEEE Micro, vol.11, no. 2, pp. 16-19, 40-52, March/April 1991, doi:10.1109/40.76618
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool